feature article
Subscribe Now

Actel Presents Live Debate at ESC Silicon Valley

MOUNTAIN VIEW, Calif., April 13 /PRNewswire-FirstCall/ — Actel Corporation (NASDAQ:ACTL) today announced it will sponsor the Standalone Processor vs. Processor in FPGA debate at Embedded Systems Conference (ESC) Silicon Valley in San Jose, Calif. The participants in this lively debate include Jim Turley, CEO of Silicon Insider and Max Maxfield, president of Techbites Interactive. Turley will argue that system designers are better off choosing a standalone processor such as a traditional microprocessor or microcontroller, while Maxfield will make the case that the best choice is often embedding the system processor within an FPGA.

The debate will be moderated by Rich Nass, director of content and media at EE Times Group, which owns EE Times and the Embedded Systems Conference.

Standalone Processor vs. Processor in FPGA

Date: April 27, 2010
Time: 4:30 pm – 5:20 pm
Location: ESC Theater 1

GET SMART with Actel at ESC Silicon Valley

Additionally at the show, Actel will highlight its leading embedded technologies, including its recently announced SmartFusion™ intelligent mixed signal FPGAs. Stop by Actel booth #930 and GET SMART.

Through in-booth demonstrations, workshops and technical sessions designers will learn how Actel’s solutions offer embedded system designers the ability to integrate multiple functions and applications into a single device, and offer full customization, intellectual property security and ease-of-use.

For additional information on Actel’s participation at the 2010 ESC Silicon Valley visit: www.actel.com/company/events/esc/default.aspx

About Actel

Actel is the leader in low power FPGAs and mixed signal FPGAs and offers the most comprehensive portfolio of system and power management solutions. Power Matters. Learn more at www.actel.com.

Leave a Reply

Actel Presents Live Debate at ESC Silicon Valley

MOUNTAIN VIEW, Calif., April 13 /PRNewswire-FirstCall/ — Actel Corporation (NASDAQ:ACTL) today announced it will sponsor the Standalone Processor vs. Processor in FPGA debate at Embedded Systems Conference (ESC) Silicon Valley in San Jose, Calif. The participants in this lively debate include Jim Turley, CEO of Silicon Insider and Max Maxfield, president of Techbites Interactive. Turley will argue that system designers are better off choosing a standalone processor such as a traditional microprocessor or microcontroller, while Maxfield will make the case that the best choice is often embedding the system processor within an FPGA.

The debate will be moderated by Rich Nass, director of content and media at EE Times Group, which owns EE Times and the Embedded Systems Conference. Standalone Processor vs. Processor in FPGA

Date: April 27, 2010
Time: 4:30 pm – 5:20 pm
Location: ESC Theater 1

GET SMART with Actel at ESC Silicon Valley

Additionally at the show, Actel will highlight its leading embedded technologies, including its recently announced SmartFusion™ intelligent mixed signal FPGAs. Stop by Actel booth #930 and GET SMART.

Through in-booth demonstrations, workshops and technical sessions designers will learn how Actel’s solutions offer embedded system designers the ability to integrate multiple functions and applications into a single device, and offer full customization, intellectual property security and ease-of-use.

For additional information on Actel’s participation at the 2010 ESC Silicon Valley visit: www.actel.com/company/events/esc/default.aspx

About Actel

Actel is the leader in low power FPGAs and mixed signal FPGAs and offers the most comprehensive portfolio of system and power management solutions. Power Matters. Learn more at www.actel.com.

Leave a Reply

featured blogs
Jul 9, 2020
It happens all the time. We'€™re online with a designer and we'€™re looking at a connector in our picture search. He says '€œI need a connector that looks just like this one, but '€¦'€ and then he goes on to explain something he needs that'€™s unique to his desig...
Jul 6, 2020
If you were in the possession of one of these bodacious beauties, what sorts of games and effects would you create using the little scamp?...
Jul 3, 2020
[From the last episode: We looked at CNNs for vision as well as other neural networks for other applications.] We'€™re going to take a quick detour into math today. For those of you that have done advanced math, this may be a review, or it might even seem to be talking down...

featured video

Product Update: High-Performance DesignWare Memory Interface IP

Sponsored by Synopsys

Get the latest update on Synopsys' DesignWare Memory Interface IP for DDR5, LPDDR5, and HBM2/2E and how you can enable your DRAMs with the highest-performance, lowest-power, and lowest-area IP solution.

Click here to learn more about Synopsys' DesignWare Memory Interface IP for DDR5, LPDDR5, and HBM2/2E

Featured Chalk Talk

TensorFlow to RTL with High-Level Synthesis

Sponsored by Cadence Design Systems

Bridging the gap from the AI and data science world to the RTL and hardware design world can be challenging. High-level synthesis (HLS) can provide a mechanism to get from AI frameworks like TensorFlow into synthesizable RTL, enabling the development of high-performance inference architectures. In this episode of Chalk Talk, Amelia Dalton chats with Dave Apte of Cadence Design Systems about doing AI design with HLS.

More information