Simplify Video Processing with IP Cores and Low-Power FPGAs

by Jim Turley

Need to get your video processing systems up and running faster? Developing these applications typically requires implementing and connecting several complex functions. Watch this 5-minute video to learn about pre-verified, configurable building blocks that simplify and accelerate the process for building a complex video chain. You will:

Learn how easy it is to use Altera’s Video and Image Processing (VIP) Suite of intellectual property (IP) cores.
See how you can use the touch screen of the Nios® II Embedded Evaluation Kit as your control panel for the VIP Suite.
See how the low-cost, low-power Cyclone® III FPGA can support complex video processing functions.

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

GaN for Humanoid Robots

Sponsored by Mouser Electronics and Infineon

In this episode of Chalk Talk, Eric Persson and Amelia Dalton explore why power is the key driver for efficient and reliable robot movements and how GaN technologies can help motor control solutions be more compact, integrated and efficient. They also investigate the role of field-oriented control in humanoid robotic applications and why the choice of a GaN power transistor can make all the difference in your next humanoid robot project!

Click here for more information about Infineon Technologies Motor Control Solutions for Humanoid Robots

Apr 20, 2026

4,007 views

Simplify Video Processing with IP Cores and Low-Power FPGAs

Related