feature article
Subscribe Now

X-FAB to Exhibit Foundry Solutions for Designers of Power Electronics at APEC Conference and Exposition

Palm Springs, Calif., Feb. 17, 2010. X-FAB Silicon Foundries, the leading analog/mixed-signal foundry and expert in “More than Moore” technologies, will present its high-performance power management solutions in 0.18, 0.35 and 0.6 micron technologies, in Booth #539 at the APEC Conference and Exposition, Palm Springs, Calif., Feb. 21-25, 2010. These solutions are ideal for applications such as precision analog, light source driving, sensor front ends, battery management and mixed-signal SoCs. X-FAB also will discuss its new modular Bipolar CMOS DMOS (BCD) process – XHB06 – optimized for applications requiring operating voltages up to 30V. With only 13 mask layers in the baseline process, it addresses customer needs for smaller chip area, less design effort, more flexibility and faster time-to-market. The XHB06 process is ideal for power management, radio frequency (RF) circuits and high-precision mixed analog/digital applications in telecommunications, consumer electronics, automotive and industrial products. 

WHO:              

Anyone involved in the design, development or manufacture of power electronics systems and products

WHAT:            

X-FAB’s power management technology offerings

WHEN: 

Monday February 22, 2010, 5 – 8 p.m.

Tuesday February 23, 2010, Noon – 5 p.m.

Wednesday February 24, 2010, 10:30 a.m. – 2 p.m.

WHERE:

Palm Springs Convention Center, California

Booth #539

WHY: 

Learn more about X-FAB’s technologies and comprehensive design support and enjoy technical discussions with semiconductor experts. 

About X-FAB

X-FAB is the leading analog/mixed-signal foundry group manufacturing silicon wafers for analog-digital integrated circuits (mixed-signal ICs). X-FAB maintains wafer production facilities in Erfurt and Dresden (Germany), Lubbock, Texas (US) and Kuching, Sarawak (Malaysia), and employs approximately 2,500 people worldwide. Wafers are manufactured based on advanced modular CMOS and BiCMOS processes with technologies ranging from 1.0 to 0.18 micrometers, for applications primarily in the automotive, communications, consumer and industrial sectors. For more information, please visit www.xfab.com.

Leave a Reply

Vennsa Picks Verific Design Automation’s de facto Front End Software

ALAMEDACALIF. –– February 17, 2010 –– Vennsa Technologies Inc., the leader in automated debugging and error localization software, today announced that de facto standard front-end software from Verific Design Automation serves as the front end for OnPoint™, its breakthrough tool in automated debugging.

Vennsa, a Verific customer since its inception, licenses the SystemVerilog and property specification language (PSL) analyzers and elaborators.  Both have been tightly integrated with OnPoint, revolutionary software that automates completely the manual root cause analysis performed by engineers today once a functional failure occurs. 

OnPoint is a sophisticated tool that picks up where formal verification and simulation tools leave off by automatically pointing to lines of code where a failure can be fixed with no interference by the engineer.

“Verific’s software is robust and dependable, which allows our engineers to focus on our core expertise, automated debugging,” says Dr. Sean Safarpour, Vennsa’s chief technology office and vice president of engineering.  “On the business side, Verific has been an extremely supportive business partner from our university spin-off days to today.”

Verific’s software serves as the front end to a variety of Electronic Design Automation (EDA) and Field Programmable Gate Array (FPGA) tools for analysis, simulation, verification, synthesis, emulation and test of register transfer level (RTL) designs.  The software is written in platform-independent C++ that compiles on Solaris, HP-UX, Linux and Windows platforms.  Each is licensed as source code and comes with support and maintenance.

“Vennsa grew out of research at the University of Toronto and I’m proud to report that the team has been using our software from day one,” remarks Michiel Ligthart, Verific’s chief operating officer.  “It’s been a great experience being part of the process and watching Vennsa grow as it develops a revolutionary CAD tool for a real-life verification pain.”

About Venna

Vennsa Technologies Inc. is dedicated to debugging and error localization.  Its breakthrough OnPoint™ tool is the industry’s only automated debugging software that localizes the source of functional errors without any user guidance.  When failures occur, OnPoint helps engineers quickly identify the root cause of errors and remove the bugs.  Vennsa is located in Toronto, Ontario, Canada.  Telephone:  (416) 829-0091.  Email:  info@vennsa.com.  Website:  www.vennsa.com.

About Verific Design Automation

Verific Design Automation, with offices in Alameda, Calif., and Kolkata, India, is a leading provider of SystemVerilog, Verilog and VHDL front-end software founded in 1999 by EDA industry veteran Rob Dekker.  Verific’s software is used worldwide in synthesis, simulation, formal verification, emulation, debugging, virtual prototyping, and design-for-test applications, which combined have shipped more than 40,000 copies.  Corporate headquarters is located at:  1516 Oak Street, Suite 115, Alameda, Calif.  94501.  Telephone:  (510) 522-1555.  Facsimile number:  (510) 522-1553.  Email: info@verific.com.  Website:  www.verific.com.

Leave a Reply

featured blogs
Apr 24, 2026
A thought experiment in curiosity, confusion, and cosmic consequences....

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

Connecting the World Through Space
Sponsored by Mouser Electronics and Qorvo
In this episode of Chalk Talk, Ryan Jennings from Qorvo and Amelia Dalton explore the critical components and design challenges inherent in LEO satellite infrastructure and how Qorvo’s solutions are enabling the next generation of space-based connectivity. 
Mar 30, 2026
28,659 views