feature article
Subscribe Now

Altium continues to expand its reseller network in Europe

SYDNEYAustralia – January 18,  2010 – Altium has appointed 4TEST Instrument AS as its reseller in Norway. 4TEST will support Altium by providing pre- and post-sales support for its next generation electronic design solutions, Altium Designer, the NanoBoard family of reconfigurable development boards and its TASKING embedded software development tool.

It will also provide local engineers with electronic design services including backplanes, boards and layout design, schematics, component and library management.

“The Norwegian electronics design market continues to grow, despite the broader economic challenges we’re still facing,” said Jonny Langmyren, CEO of 4TEST Instrument AS. “We see Altium Designer as being at the centre of that growth, providing Norwegian engineers with a next generation design tool that can take their projects from concept to deployment in a single design environment.”

Altium has appointed more than 14 new resellers in the last 12 months. In particular, resellers have been added inScandinaviaIsrael, the Benelux region, Romania and in the Americas.

“The momentum continues to build for Altium and the alternatives we bring to the market,” said Martin Harris, Vice President EMEA, Altium. “It’s very satisfying to be able to increase our commitment in Norway, even as we continue to grow our operations elsewhere in Europe, with a new office in Russia and a new partner in Romania.”

About Altium

Altium Limited (ASX:ALU) provides next generation electronics design software. Altium’s unified electronics design environment links all aspects of electronics product design into one process, in a single application. This helps electronics designers harness the latest devices and technologies, manage their projects across broad design ‘ecosystems’, and create connected, intelligent designs. For more information, visit www.altium.com or contact 

Altium Europe GmbH

Technologiepark Karlsruhe

Albert-Nestler-Strasse 7

D-76131 Karlsruhe

Telefon: +49(0)721-8244-300

Fax: +49(0)721-8244-320

About  4TEST Instrument AS

4TEST is an authorized seller of electronics engineering products and services, specialising in the military, telecom, medical, education and industrial sectors. For more information, visit www.4test.no

Leave a Reply

Calypto Broadens Industry’s Most Comprehensive Power Optimization Product Family with New PowerAdviser Flow

SANTA CLARA, Calif. –– January 19, 2010 –– Calypto® Design Systems Inc. (www.calypto.com), the leader in sequential analysis technology, today announced a new PowerAdviser Flow that enables designers to deliver the most power-optimized SoC designs possible. Using sequential design information generated by Calypto’s popular PowerPro CG and PowerPro MG tools, the PowerAdviser Flow provides users with specific design changes that can be manually implemented in their RTL code to reduce power. The award-winning PowerPro product family is used by the world’s leading SoC designers for networking, computer, consumer, and wireless applications.

“Our goal is to provide SoC designers with the most comprehensive RTL power optimization platform available, enabling the creation of devices with the lowest power consumption possible despite increasing design complexity,” said Tom Sandoval, chief executive officer of Calypto Design Systems. “With our PowerAdviser Flow, designers now have the capability to easily achieve their power goals through either automated or manual RTL optimization.”

PowerAdviser Flow Reduces Power Optimization Task Time from Days to Hours

Identification of RTL modifications for power savings can represent up to 50 percent of the total manual power optimization effort. The PowerAdviser Flow automates the process of thoroughly investigating power optimization opportunities in an RTL design using the visualization capability provided by Calypto’s PowerPro Analyzer tool.  Designers can therefore more quickly understand where to invest design time for power reduction.

The PowerAdviser Flow presents design optimizations in the form of RTL changes, schematics, and textual descriptions. Quantifiable power savings for every potential optimization is provided in the form of a hyperlinked table.

Opportunities for power optimization are provided to the user based on three methods:

  • Enable Expression Visualization : Displays enable expressions that are automatically generated by PowerPro.  The expressions can be directly inserted into the RTL by the designer.
  • Enable Expression Assistance : Displays changes to the RTL that would result in the identification of additional clock gating/memory gating opportunities by PowerPro.  Once the changes to the RTL are made, PowerPro is rerun to generate the enable expressions that can be directly inserted into the RTL.
  • MicroArchitecture Assistance: Identifies design regions using PowerPro generated statistics (power, clock-gating efficiency, toggle data, etc.) where micro-architectural modifications would result in identification of additional clock gating/memory gating opportunities by PowerPro.  Once the modifications are made, PowerPro is rerun to generate the enable expressions that can be directly inserted into the RTL.

Once the RTL changes are made, Calypto’s popular SLEC® RTL product is used to comprehensively verify that the new power-optimized RTL is functionally equivalent to the original RTL.

PowerPro 3.1 Adds New Features Aimed at Power Optimization

The PowerAdviser Flow is available in the PowerPro 3.1 release.  In addition to the PowerAdviser Flow, the PowerPro 3.1 release includes new features and capabilities to reduce power in logic, registers, clocks, and embedded memories, including new sequential optimization techniques to reduce dynamic and leakage memory power, ECO support, and 64-bit support for optimizing larger designs. 

About PowerPro Products

The PowerPro product family is the industry’s most comprehensive RTL power optimization platform and includes PowerPro CG, PowerPro MG, PowerPro Analyzer and the new PowerAdvisor Flow.  Using PowerPro, designers can significantly lower power across an SoC design while reducing overall design time.

PowerPro CG is an automated RTL power optimization tool that reduces power by up to 60 percent with little or no impact to timing or area. PowerPro CG reads in an RTL design and evaluates circuit behavior across multiple clock cycles to identify sequential clock gating enable conditions.  PowerPro CG then generates new low-power RTL that looks identical to the original RTL with the addition of sequential clock gating logic.

PowerPro MG is an automated memory power optimization solution that takes advantage of the low-power control options available in today’s on-chip memories to reduce both dynamic and leakage memory power with little or no impact to timing or area. PowerPro MG reduces dynamic power by automatically generating logic to control the memory enable signal to eliminate unnecessary memory accesses.  PowerPro MG reduces leakage power by automatically generating logic to control the sleep modes of individual embedded memories.

PowerPro Analyzer is the industry’s most accurate register-transfer level (RTL) power analysis tool. PowerPro Analyzer PowerPro Analyzer also provides complete visualization of PowerPro CG and PowerPro MG optimizations, allowing users to view power optimizations in the context of RTL source code, schematic display, sortable reports (ASCII, HTML, CSV, XML), and design hierarchy. PowerPro Analyzer is used in the PowerAdviser Flow to provide the design and power information that designers can use to manually power optimize their design.

Pricing and Availability

Available now, Calypto’s PowerPro 3.1 runs on PC platforms running Linux.  PowerPro CG and PowerPro MG are each priced at $295K for a one-year, time-based license. PowerPro Analyzer is included with either PowerPro CG or PowerPro MG.  Current PowerPro customers will be upgraded to the version 3.1, which includes the PowerAdviser Flow.

About Calypto

Founded in 2002, Calypto® Design Systems, Inc. empowers designers to create high-quality, low-power electronic systems by providing best-in-class power optimization and functional verification software, based on its patented sequential analysis technology.  Calypto, whose customers include Fortune 500 companies worldwideis a member of the Cadence Connections program, the IEEE-SA, Synopsys SystemVerilog Catalyst Program, the Mentor Graphics OpenDoor program, Si2 and is an active participant in the Power Forward Initiative.  Calypto has offices in Europe, India, Japan and North America.  Corporate headquarters is located at:  2933 Bunker Hill Lane, Suite 202, Santa Clara, Calif. 95054.  Telephone: (408) 850-2300.  More information can be found at:  www.calypto.com.

Leave a Reply

Green Hills Software Supports Freescale P2020 Multicore Processor

SANTA BARBARA, CA — January 19, 2009 — Green Hills Software, Inc., the largest independent vendor of embedded software solutions, today announced a comprehensive software development and run-time management solution for embedded products based on the multicore Freescale QorIQ™ P2020 and P2010 communications processors. Components of the Green Hills Software development toolkit include the INTEGRITY® RTOS and INTEGRITY Secure Virtualization (ISV), optimizing C/C++ compilers for Power Architecture® technology, MULTI® integrated development environment (IDE), and high-speed hardware probes.

“Embedded systems designers seeking to maximize the performance-per-watt benefits of multicore technology will be drawn to the combination of the P2020 platform and software solutions from Green Hills,” commented Ravi Swaminathan, director of software ecosystem alliances at Freescale. “Green Hills Software’s industry leading real-time operating systems and software development tools enable application developers to realize the maximum potential of our platform based on Power Architecture technology.”

“The P2020 and P2010 achieve high performance with networking versatility in a low power envelope, enabling designers to dramatically increase the level of functionality in their embedded products,” stated Robert Redfield, director of partner business development, Green Hills Software. “We are pleased to be working closely with Freescale to bring the world’s most reliable and robust operating system, virtualization, and software development solutions to this exciting platform.”

Green Hills Software provides complete solutions for developing and deploying embedded real-time applications for Freescale QorIQ communications processors. Green Hills products provide for the development of totally reliable, absolutely secure, and maximum performance devices, in the least time and with the lowest development and manufacturing costs. Green Hills products for the QorIQ include:

  • INTEGRITY RTOS – provides for total reliability and absolute security. INTEGRITY is being used today on QorIQ-based systems in networking, industrial control, military and telecom.
  • INTEGRITY Secure Virtualization – the industry’s most powerful, reliable, and flexible embedded virtualization solution for hosting guest operating systems alongside real-time applications and middleware.
  • MULTI Integrated Development Environment – provides a complete software development environment for building, debugging, testing and optimizing multicore embedded applications.
  • Green Hills Optimizing Compilers – generate the smallest and fastest code from C, C++, Ada 95 for the e500 Power Architecture cores.
  • Green Hills Probe – the third-generation Green Hills Probe helps developers find and fix bugs faster than any other probes with its comprehensive run-control and processor visibility interfaces.

About the Freescale P2020

Freescale’s QorIQ platform products serve a wide range of applications, especially those that have tight thermal constraints. The QorIQ P2020 communications processor delivers high performance per watt for a wide variety of applications in the networking, telecom, military and industrial markets. It delivers dual-core frequency of 1.2 GHz on a 45nm technology low-power platform. The P2020 employs the e500 Power Architecture core and peripherals and is fully software compatible with existing PowerQUICC® processors. The processor integrates a rich set of interfaces including SerDes, Gigabit Ethernet, PCI-Express™, RapidIO® technology and USB. Three 10/100/1000 Ethernet ports support advanced packet parsing, flow control and quality of service features, as well as IEEE® 1588 time-stamping. Four SerDes lanes can be portioned across two Serial RapidIO ports, three PCI Express ports and two SGMII ports. The P2020 enables various combinations of data plane and control plane workloads in networking and telecom applications that require higher performance but don’t want the complexity of partitioning the application across many cores.

About Green Hills Software

Founded in 1982, Green Hills Software, Inc. is the largest independent vendor of embedded development solutions. In 2008, the Green Hills INTEGRITY-178B RTOS was the first and only operating system to be certified by the NSA to EAL6+ High Robustness, the highest level of security ever achieved for any software product. Our open architecture integrated development solutions address deeply embedded, absolute security and high-reliability applications for the military/avionics, medical, industrial, automotive, networking, consumer and other markets that demand industry-certified solutions. Green Hills Software is headquartered in Santa Barbara, CA, with European headquarters in the United Kingdom. Visit Green Hills Software at www.ghs.com.

Leave a Reply

featured blogs
Apr 24, 2026
A thought experiment in curiosity, confusion, and cosmic consequences....

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

Connecting the World Through Space
Sponsored by Mouser Electronics and Qorvo
In this episode of Chalk Talk, Ryan Jennings from Qorvo and Amelia Dalton explore the critical components and design challenges inherent in LEO satellite infrastructure and how Qorvo’s solutions are enabling the next generation of space-based connectivity. 
Mar 30, 2026
27,750 views