Interfacing 1,067-Mbps DDR3 Memory to Stratix III FPGAs

by Jim Turley

Stratix® III FPGAs, with their proprietary built-in I/O circuitry, reduce the challenges of high-speed DDR3 memory design. Watch this 4-minute demo to see how easy it is to interface 1,067 Mbps DDR3 memories to Stratix III FPGAs while maintaining optimal signal integrity at very high data rates. Stratix III FPGAs feature robust DDR3 write-leveling for interfacing with high-speed DDR3 memory and provide I/O circuitry that is capable of high speeds and greater flexibility to support existing and emerging external memory standards.

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

GaN for Humanoid Robots

Sponsored by Mouser Electronics and Infineon

In this episode of Chalk Talk, Eric Persson and Amelia Dalton explore why power is the key driver for efficient and reliable robot movements and how GaN technologies can help motor control solutions be more compact, integrated and efficient. They also investigate the role of field-oriented control in humanoid robotic applications and why the choice of a GaN power transistor can make all the difference in your next humanoid robot project!

Click here for more information about Infineon Technologies Motor Control Solutions for Humanoid Robots

Apr 20, 2026

4,007 views

Interfacing 1,067-Mbps DDR3 Memory to Stratix III FPGAs

Related