feature article
Subscribe Now

Lattice Semiconductor and Epson Toyocom Provide Low-Cost, High Frequency Differential Reference Clock Solution

— Ideal Solution for SERDES and Video Applications —

HILLSBORO, OR — OCTOBER 12, 2009 — Lattice Semiconductor Corporation (NASDAQ: LSCC) and Epson Toyocom Corporation today announced a low-cost reference clock solution for SERDES applications. By utilizing Lattice’s ispClock™5400D device and the appropriate SG-710ECK CMOS oscillator from Epson Toyocom, a designer now has a low cost reference clock for SERDES applications such as XAUI or SDI Video. With this solution, SERDES-based designs no longer will require an expensive LVDS or LVPECL high frequency oscillator. XAUI, SDI Video and other SERDES applications can now utilize the ultra low-noise, programmable differential output of the Lattice ispClock device, driven by Epson Toyocom’s low-cost CMOS oscillator. This solution is a compelling alternative to traditional, more expensive high frequency differential clock sources. An application note provides detailed information: Download the ispClock/Epson Application Note

SERDES (SERializer/DESerializer) applications typically use costly differential interface oscillators with frequencies greater than 150MHz to meet stringent jitter specifications. Lattice’s ispCLOCK5400D device has a low phase noise on-chip PLL that generates these higher clock frequencies. This high frequency is generated by multiplying an Epson Toyocom low-cost, lower frequency CMOS oscillator. The ispCLOCK5400D device accepts the oscillator’s CMOS input. This input is then multiplied up to the appropriate frequency for the SERDES reference clock rate. The solution is available for popular SERDES reference clock frequencies such as 156.25 MHz, 270 MHz and 312.50 MHz. The programmable output interface of the ispClock5400D device can drive multiple differential interface requirements such as LVDS or LVPECL. For example, with this reference clock the LaticeECP3™ FPGA implementing XAUI and SDI Video functions met jitter requirements across the industrial temperature range. ispCLOCK5400D evaluation boards are available for customers to examine this solution.

“Lattice and Epson Toyocom are excited to offer this joint solution,” said Chris Fanning, Corporate Vice President and General Manager, Low Density and Mixed Signal Solutions. “Customers will reduce their solution cost for reference clocks and have the added value of clock distribution capability. In addition, customers may also use the solution as a standard across a wide variety of applications using the programmable differential clock and programmable skew feature of the ispClock54000D device.”

About ispClock5400D Clock Distribution ICs

The ispClock5406D and ispClock5410D devices are in-system-programmable differential clock distribution ICs designed for use in high-performance communications and computing applications such as PCI Express, ATCA, MicroTCA and AMC. The ispClock5400D family features the CleanClock™ ultra-low phase noise, third-generation PLL. The FlexiClock™ output section supports multiple logic standards and dual skew control features. The configuration of each device is held in on-chip non-volatile memory that is reprogrammable through a JTAG interface. Certain aspects of the device can be modified on-the-fly via an I2C interface.

The ispClock5400D architecture is built around a high-performance, ultra-low jitter PLL with programmable input, feedback and output interface standards. Each output’s time and phase skew can be individually and precisely controlled to compensate for differences in board trace lengths or the timing requirements of the receiving devices. Additionally, each output can be individually configured for fan-out buffer (FOB) or zero-delay buffer (ZDB) operation. For more information about the ispClock products, visit http://www.latticesemi.com/products/ispclock/index.cfm

Pricing and Availability
The 6-output ispClock5406D device is available now at $2.95 in 10K piece volumes.
The Epson Toyocom SG-710 is available now at $0.95 in quantities of 10K piece volumes.

About Epson Toyocom

Epson Toyocom Corporation is the global leader in crystal devices, which serve as the heart and pulse for a wide range of electronic products for consumers and industry. Utilizing its innovative hybrid quartz microfabrication technology, QMEMS, Epson Toyocom offers technological expertise in timing, sensing, and optical devices, and maintains its leadership position by providing customer-specific combinations and solutions. http://www.epsontoyocom.co.jp/english/

About Lattice Semiconductor
Lattice is the source for innovative FPGA, PLD, programmable Power Management and Clock Management solutions. For more information, visit www.latticesemi.com

Leave a Reply

featured blogs
Apr 26, 2024
LEGO ® is the world's most famous toy brand. The experience of playing with these toys has endured over the years because of the innumerable possibilities they allow us: from simple textbook models to wherever our imagination might take us. We have always been driven by ...
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Trends and Solutions for Next Generation Energy Storage Systems
Sponsored by Mouser Electronics and onsemi
Increased installations of DC ultra fast chargers, the rise of distributed grid systems, and a wider adoption of residential solar installations are making robust energy storage systems more important than ever before. In this episode of Chalk Talk, Amelia Dalton, Hunter Freberg and Prasad Paruchuri from onsemi examine trends in EV chargers, solar, and energy storage systems, the role that battery storage integration plays in energy storage systems, and how onsemi is promoting innovation in the world of energy storage systems.
Jan 29, 2024
12,817 views