November 17, 2009
Lowering Total System Power Using Xilinx FPGAs
by Kevin Morris
When designing circuits with FPGAs, power consumption is often a concern. While much of our focus tends to be on the power consumed by the FPGA itself, we should really look at whole-system power from the FPGA perspective.
By reducing the both the amount of power and the complexity of the power system in our FPGA design, we can have a major impact on the power, the heat dissipation, and the cost and reliability of our entire system.
In this webcast, Chalk Talk host Amelia Dalton talks with Jameel Hussein of Xilinx about optimizing system-level power with FPGAs, and features and tools that simplify low-power design with Xilinx FPGAs.
Speaker: Jameel Hussein, Technical Marketing Manager of Power and Configuration Solutions, Xilinx
Related
November 17, 2009
Title (CHALK TALK)
by Jim Turley
Lorem ipsum dolor sit amet, consectetur adipiscing elit. Suspendisse feugiat orci interdum lorem ultricies sed tempor dolor gravida. Proin semper ligula in lacus convallis elementum. Praesent eu enim sed lectus egestas volutpat sed consequat velit. Integer non erat arcu, at tempor nibh. Class aptent taciti sociosqu ad litora torquent per conubia nostra, per inceptos himenaeos. Donec ut felis nisl. Nam sed elit erat, posuere scelerisque leo. Mauris eget nunc velit, dignissim semper nulla. Aenean luctus elit tellus, sit amet aliquet tortor. Sed vel augue in quam tempor euismod. Morbi sed tellus felis, consequat convallis nisi. Nullam eu erat velit. Nunc ut sagittis est. Duis eu consequat lorem. Donec et metus tellus. Fusce felis est, consectetur sit amet scelerisque a, accumsan et nibh. Aliquam vitae arcu urna. Vestibulum ante ipsum primis in faucibus orci luctus et ultrices posuere cubilia Curae;
Aliquam tempor adipiscing leo nec laoreet. Sed nibh erat, consequat ac interdum id, pellentesque vitae metus. Praesent at odio ligula, nec commodo enim. Nullam ipsum tellus, condimentum at faucibus a, placerat ut elit. Fusce dolor orci, vestibulum vel consequat eu, commodo id nisl. Vivamus ligula felis, mattis vitae adipiscing vel, tempor at dui. Proin faucibus pulvinar consequat. Morbi nec mi in ligula gravida consectetur quis in nisi. Etiam mollis facilisis blandit. Phasellus tristique suscipit dui placerat laoreet. Morbi et nibh sem, et fringilla lorem. Nam tempus leo et velit interdum eget fringilla purus porta. Phasellus consectetur tristique purus vel adipiscing.
Speaker: [speaker name here]
[speaker’s title goes here]
[company goes here]
headshot should have:
alignment: left
border: 1
vertical space: 10
horizontal space: 10
Related
