feature article
Subscribe Now

The End of Silicon Valley

A moment of silence, please, for Silicon Valley. Intel announced last week it would close its chip-manufacturing plant located near the company’s headquarters in Santa Clara – and with it, the very last chip fab anywhere in Silicon Valley.

The technology that gave its name to the Santa Clara valley, once called “the valley of heart’s delight” for no immediately obvious reason, has left for greener pastures. When I started working in electronics, Santa Clara still had fruit orchards in it. Chip plants alternated with cherry trees. Now there’s no silicon in Silicon Valley. (There’s still plenty of silicone jiggling around the valley, but that’s a different story entirely.)

The rise of Silicon Valley has been chronicled elsewhere, but the short version involves the happy confluence of universities, talent, and cheap land. Two of those three still exist in abundance in Santa Clara county (you guess which ones). A quick perusal of online real estate listings shows that modest houses anywhere near Intel Galactic Headquarters start at about $1 million for an aging fixer-upper.

But it’s not housing costs that drove the fabs away. It’s what’s under the soil, as in tectonic plates. As semiconductor technology became more advanced the fabs and foundries became exquisitely sensitive to dust, contamination, and vibration. The merest disruption could ruin a week’s worth of chip production, consigning several millions of dollars of silicon to the dumpster. That’s exactly the kind of plant you don’t want to build over an earthquake fault.

The awesome cost of a fab – and their occasionally awesome profitability – also meant chipmakers like Intel went looking for more favorable tax environments. Oregon, Arizona, New Mexico and states or even countries further afield offered lucrative incentives for locating fabs within their borders. Anywhere that land was cheap, flat, and geologically stable the local government could provide the rest: roads, clean water, an educated workforce, and deferred taxes. Silicon Valley was where chips were designed; Singapore, Ireland, and Idaho were where they were fabricated.

Perhaps coincidentally, Intel’s chairman of the board, Craig Barrett, announced his retirement the same week as the plant closing. The man who, along with Andy Grove and Gordon Moore, helped define Intel and drove its success may have felt the passing of this milestone more keenly than most. Throughout his tenure, Intel had always manufactured chips within sight of his corner office. If the fab goes, I go, he may have thought. It’s getting too late in the day for both of us.

And so this week we mark the retirement of two Silicon Valley landmarks that gave the area its flavor and its very name. Let’s all remember to explain to future generations how that name came about.

Leave a Reply

featured blogs
May 24, 2024
Could these creepy crawly robo-critters be the first step on a slippery road to a robot uprising coupled with an insect uprising?...
May 23, 2024
We're investing in semiconductor workforce development programs in Latin America, including government and academic partnerships to foster engineering talent.The post Building the Semiconductor Workforce in Latin America appeared first on Chip Design....

featured video

Introducing Altera® Agilex 5 FPGAs and SoCs

Sponsored by Intel

Learn about the Altera Agilex 5 FPGA Family for tomorrow’s edge intelligent applications.

To learn more about Agilex 5 visit: Agilex™ 5 FPGA and SoC FPGA Product Overview

featured paper

Achieve Greater Design Flexibility and Reduce Costs with Chiplets

Sponsored by Keysight

Chiplets are a new way to build a system-on-chips (SoCs) to improve yields and reduce costs. It partitions the chip into discrete elements and connects them with a standardized interface, enabling designers to meet performance, efficiency, power, size, and cost challenges in the 5 / 6G, artificial intelligence (AI), and virtual reality (VR) era. This white paper will discuss the shift to chiplet adoption and Keysight EDA's implementation of the communication standard (UCIe) into the Keysight Advanced Design System (ADS).

Dive into the technical details – download now.

featured chalk talk

AI/ML System Architecture Connectivity Solutions
Sponsored by Mouser Electronics and Samtec
In this episode of Chalk Talk, Amelia Dalton and Matthew Burns from Samtec investigate a variety of crucial design considerations for AI and ML designs, the role that AI chipsets play in the development of these systems, and why the right connectivity solution can make all the difference when it comes to your machine learning or artificial intelligence design.
Oct 23, 2023
27,001 views