feature article
Subscribe Now

Deep and Wide

The Enginnering Tide

We engineers are unusually comfortable with periodicity.  We find ourselves fooling around with frequency domain from the first days of our undergraduate education, and by the time we become practicing professionals, we whip in and out of Fourier’s follies with the facility of wild monkeys traversing the forest canopy.  We eat, drink, and breathe periodic waveforms.  We handle harmonics, passbands, s-planes, and corners with reckless abandon.  We own the spectrum.

When it comes to our own careers, however, some of us switch to DC psychology almost immediately. We paradoxically refuse to acknowledge that technologies, markets, companies, and the economy all exhibit complex periodic behaviors that affect our jobs, our areas of expertise, and our successes and failures.  If we applied our understanding of our craft to our career, we might save ourselves scads of sleepless nights, angry rants at “the man,” and hopeless plunges into the abyss of romanticized obsolescence.  

Take, for example, the adoption cycles of new technologies within our own tool bag.  A few years ago, FPGAs came along, and a small segment of the engineering population cheered (quietly).  The new technology had advantages so compelling for their applications that they were willing to dive in on the deep end.  These engineers immersed themselves in the LUTs, bitstreams, configuration logic, and primitive tools that were part of that primordial programmable logic landscape and came out as the “early experts.”  These EEs knew the ways of the FPGA world, and they carried that knowledge to new career heights as their perceived professional value paralleled the marketability of their newfound expertise.  (CLOSED CAPTIONING FOR THE CAREER IMPAIRED:  THIS IS WHERE THE PROBLEM BEGINS FOR MANY ENGINEERS.  WE WORK HARD AT SOMETHING NEW, ENJOY A SUCCESS, THEN EMOTIONALLY CONNECT OURSELVES TO THAT TECHNOLOGY.) 

Unfortunately, our engineering self-esteem attaches itself to the wrong thing.  We believe we are valuable because of a particular transient technology, like “FPGAs,” not because we are great problem solvers who are quick to recognize a key technology and adept at learning the new skills required to harness it for truth, justice, and the betterment of all mankind.  (Oh, sorry, got carried away there. Let’s put those Lycra super-engineer tights back into the duffle bag for the time being.)

Why is this a problem? — Periodicity.

As the new technology matures and is more widely adopted, tools and methodologies improve. Gradually, our super-exclusive sandbox becomes populated with the B, C, and even D students.  We catch our teenagers using FPGA boards for science fair projects.  Wal-Mart starts stocking development kits.  Our hard-earned, deep-technology expertise becomes diluted, and we have to work to distinguish ourselves from the dime-a-dozen pretenders that flock to fill our former shoes.  Can these kids do the kind of design that we’re capable of?  Of course not.  They scrap together some VHDL fragments they found online into some sort of Franken-design, press the “GO” button on their free tool suite, and squeal with delight when their dev board blinks some LEDs on cue.  Never mind that they used six times the required amount of logic and that their design wouldn’t operate at more than 20% of the performance the technology could handle.  They blast on in blissful ignorance while we laugh up our sleeves.  

The next phase is even worse.  As our beloved technology permeates the masses, its reach broadens, and new, unfamiliar design domains encroach.  For FPGA-o-philes, it used to be enough to know your favorite HDL inside-out and to have the actual behavior of all 753 runtime options of your synthesis tool (including 39 undocumented ones) committed to memory.  Now, suddenly, people want to drop a processor core on an FPGA, boot an operating system, and de-bug an embedded application – all running on top of a hypervisor.  This is like allowing polo ponies in a football game.  The old rules are out, and the breadth of expertise required to operate in the new reality is mind-boggling.  We “deep” engineers give way to the “wide” ones.  Our employers welcome the crew that couldn’t care less about optimal LUT utilization, but can boot Linux on a MicroBlaze using memory management while setting up partial reconfiguration of an SDR modem – making sure the application software can connect with the hardware acceleration bits running in FPGA fabric.  These messy, “Mad Max” masters don’t exercise the engineering discipline of the purist.  They Rube Goldberg some apples, oranges, rusty nails, bailing wire, and duct tape into something useful in less time than a traditional “deep” engineer requires to prepare for the first formal specification review.

The old-school purist who led the charge into the new technology has two options at this point:  Fade away into self-pity and obscurity, or mount a new offensive on the next turning of the tide.  It is a rare individual who has the personality to reincarnate himself or herself as both “deep” and “wide” during a single career.  Our psyches just don’t seem to be wired that way.  

For engineering managers, recognizing the relevant skills and capabilities of both “deep” and “wide” engineers and constructing a team to take advantage of the strengths of both can be a huge advantage. Teams that treat engineering talent as plug-and-play, or “hot swappable,” are leaving resources on the table far more than even the clueless neophytes casually dipping their toes in the FPGA technology pond. Huge productivity benefits are available when management recognizes, cultivates, and utilizes the individual strengths and talents of each engineering personality type, and when those engineers themselves recognize the true value of their problem-solving expertise rather than hitching their wagons to transient technologies that will be washed away in the sands of commodity during the next turning of the engineering tide.

An engineering degree is, above all else, a license to learn. Our education and experience infuse us with the skills to understand difficult problems and to develop tools and methodologies that will allow others to manage those solutions in a scalable manner – while we move on to new, unexplored territory.  As long as we remember this, our professional futures and happiness are all but assured.

Leave a Reply

featured blogs
Oct 22, 2021
Voltus TM IC Power Integrity Solution is a power integrity and analysis signoff solution that is integrated with the full suite of design implementation and signoff tools of Cadence to deliver the... [[ Click on the title to access the full blog on the Cadence Community site...
Oct 21, 2021
We share AI chip design insights from AI Hardware Summit 2021, including wafer scale AI accelerator chips, high-bandwidth memory interfaces, and custom SoCs. The post 4 Futuristic Design Takeaways from the AI Hardware Summit 2021 appeared first on From Silicon To Software....
Oct 20, 2021
I've seen a lot of things in my time, but I don't think I was ready to see a robot that can walk, fly, ride a skateboard, and balance on a slackline....
Oct 4, 2021
The latest version of Intel® Quartus® Prime software version 21.3 has been released. It introduces many new intuitive features and improvements that make it easier to design with Intel® FPGAs, including the new Intel® Agilex'„¢ FPGAs. These new features and improvements...

featured video

What are V³Link SerDes?

Sponsored by Texas Instruments

V³Link ICs are ultra-low latency SerDes that aggregate video, clock, control and GPIO data into a single-wire bidirectional bridge between industry-standard interfaces. Vision-based designs can use V³Link devices to achieve higher resolution, extend cable reach up to 15 meters and reduce system size, weight and power. Learn about the basics of V³Link technology and explore typical applications for V³Link in this training video.

Click here for more information

featured paper

Is your application protected from glitches?

Sponsored by Maxim Integrated (now part of Analog Devices)

Medical, industrial, and consumer devices require reliable operation, free from startup glitches. With the glitch-free operation available in the MAX16162, Maxim’s nanoPower supervisor IC, designers now have the means to prevent system startup glitches.

Click to read more

featured chalk talk

The Wireless Member of the DARWIN Family

Sponsored by Mouser Electronics and Maxim Integrated (now part of Analog Devices)

MCUs continue to evolve based on increasing demands from designers. We expect our microcontrollers to do more than ever - better security, more performance, lower power consumption - and we want it all for less money, of course. In this episode of Chalk Talk, Amelia Dalton chats with Kris Ardis from Maxim Integrated about the new DARWIN line of low-power MCUs.

Click here for more information about Maxim Integrated MAX32665-MAX32668 UB Class Microcontroller