feature article
Subscribe Now

Sun Shines on Xilinx

64-bit OpenSPARC for Multi-Core Research

Today’s high-performance, multi-core processing systems are complicated beasts – from both a hardware and a software perspective.  Developing the architectures, protocols, interconnects, and software development tools and methodologies that can take advantage of multiple 64-bit processors working in collaboration can’t be done on a chalkboard.  It’s an exercise that requires extensive prototyping, trial-and-error, and experimentation. 

Unfortunately, “experimenting” with implementations in monolithic silicon is impractical for any of us that don’t moonlight managing hedge funds.  When there is a seven-figure price tag and a few months of turnaround time for each “test,” that adventurous spirit that leads us to “just give it a try” quickly goes out the window.  This is complicated by the fact that state-of-the art architectures are mostly proprietary and those pesky lawyers don’t appreciate us mucking about in patented and trademarked waters. 

What we need is a vehicle that allows researchers to experiment with reasonable cost and turnaround time, and with a design that allows us access to the architecture without access to a legal defense fund.  Luckily, Sun and Xilinx have teamed up to put together a solution that addresses this problem.  This week, the two companies jointly announced a new development kit, distributed through Digilent, that will allow researchers to create applications targeting Chip Multi-Threading architectures (CMT). The platform uses Xilinx FPGAs to implement soft-core versions of the OpenSPARC T1 64-bit CMT architecture design. 

For those that have been under a virtual rock in the processor world for the last couple of decades, SPARC (Scalable Processor ARChitecture) is the reduced instruction set (RISC) processor architecture that has powered Sun servers and workstations since the late 1980s.  In about 2006, Sun was cleaning out their basement (as we all do from time to time) and came across this perfectly good proprietary processor architecture that had a lot of good use left on it.  They did the socially-responsible thing and threw it in the Gnudwill pile.  OK, maybe that’s not quite fair.  Sun has a long history of open-sourcing high-value IP.  In this case, they took the Verilog source code for a competitive commercial processor architecture and made it open-source, allowing researchers and commercial entities alike to use, re-use, and enhance it (almost) at will. 

Open-sourcing a high-performance, well-proven, 64-bit processor was a bold and basically unprecedented step.  It gave developers and researchers a fantastic starting point for CMT work, lowering the barriers to research and development significantly.  One barrier it didn’t lower, however, was what to do with all that Verilog source code.  You could load it up on a simulator and trudge along at glacial speeds, not really doing much learning, or you could spring for an ASIC project for each attempt, investing something like the debt of many small countries in the process. 

This is where the Xilinx connection comes in.  The 32-thread OpenSPARC T1 core takes up something like 40,000 LUTs on a Xilinx device, so a Virtex-5 LX110T (a Virtex-5 device with 110K LUT equivalents and multi-gigabit serial transceivers) will have about 70K LUTs left over for user experimentation.  Xilinx mounted one of these on an ML505 development board (which usually comes equipped with a 50K LUT device), and by stitching several of these boards together using the SerDes interconnect (Aurora over Serial ATA), one can create a multi-core system with an arbitrary number of processor cores – all in programmable logic. 

Xilinx and Sun are partnering to deliver the new boards along with open source RTL, documentation, and tools.  Projects like RAMP (Research Accelerator for Multiple Processors) are expected to take advantage of the platform to do research on everything from the multi-core architecture itself to the challenge of creating software optimized for processing environments with an arbitrary number of processor cores.   In the move from ever-faster monolithic processors to many-core environments, our traditional assumptions about everything from programming languages and styles to compilers to operating systems shift dramatically.  By using FPGA-based prototyping platforms, systems can be run at reasonable speeds so that complex operating systems and applications can reasonably be tested.

In order to get the party started faster, Sun and Xilinx have created a joint University donation program that allows academic professors to apply for grants (that’s secret code for free development boards, we think) for qualified research and teaching projects.  If you want one for commercial use, you’re free to order it immediately from Digilent at the regular price.  The companies say it is available now.

Sun claims that over 9,000 OpenSPARC T1 and OpenSPARC T2 RTL files have been downloaded since the OpenSPARC program was initiated in 2006.  Besides being a boon to CMT research, it will be interesting to watch the effect and efficacy of further development of a complex processor architecture by an open source community.

Leave a Reply

featured blogs
May 6, 2021
For the third time*, I find myself writing the obligatory, "Hello, World!" first blog post. So "Hello" to all you readers of Cadence's Computational Fluid Dynamics blog. (Or... [[ Click on the title to access the full blog on the Cadence Community si...
May 6, 2021
Learn how correct-by-construction coding enables a more productive chip design process, as new code review tools address bugs early in the design process. The post Find Bugs Earlier Via On-the-Fly Code Checking for Productive Chip Design and Verification appeared first on Fr...
May 6, 2021
In April, we continued improvements to our new similar parts functionality as well as our search upgrades, and released several new content product pages on the website. We’ll also piggyback some of the cart upgrades we’ve rolled out in the last few months onto th...
May 4, 2021
What a difference a year can make! Oh, we're not referring to that virus that… The post Realize Live + U2U: Side by Side appeared first on Design with Calibre....

featured video

The Verification World We Know is About to be Revolutionized

Sponsored by Cadence Design Systems

Designs and software are growing in complexity. With verification, you need the right tool at the right time. Cadence® Palladium® Z2 emulation and Protium™ X2 prototyping dynamic duo address challenges of advanced applications from mobile to consumer and hyperscale computing. With a seamlessly integrated flow, unified debug, common interfaces, and testbench content across the systems, the dynamic duo offers rapid design migration and testing from emulation to prototyping. See them in action.

Click here for more information

featured paper

Keys to quick success using high-speed data converters

Sponsored by Texas Instruments

Hardware designers using modern high-speed data converters face tough challenges. Issues might include connecting with your field-programmable gate array (FPGAs), being confident that your first design pass will work, or determining how to best model the system before building it. In this article, Texas Instruments takes a closer look at each of these challenges.

Click to read more

Featured Chalk Talk

Keeping Your Linux Device Secure

Sponsored by Siemens Digital Industries Software

Embedded security is an ongoing process, not a one-time effort. Even after your design is shipped, security vulnerabilities are certain to be discovered - even in things like the operating system. In this episode of Chalk Talk, Amelia Dalton chats with Kathy Tufto from Mentor - a Siemens business, about how to make a plan to keep your Linux-based embedded design secure, and how to respond quickly when new vulnerabilities are discovered.

More information about Mentor Embedded Linux®