feature article
Subscribe Now

Cooler, Lighter, Faster

Actel Debuts Military-grade Flash FPGAs

We’ve all heard that time is money.  Also, given today’s energy market, we are painfully aware that power is money.  By the transitive property, we can therefore infer that power is time.  And, if we’re designing electronics for military and aerospace applications, it will come as no surprise that power is weight.  Why?  Because if your device consumes too much power, you have to start adding things like heat sinks and fans and bigger power supplies – all of which add weight and cost.  Adding fans also creates a new potential point-of-failure*, so really – power is weight is reliability is time is money.

This week, Actel decided to give military and aerospace designers a break on the front end of that process by announcing military-grade versions of three of their popular and very low-power flash-based FPGAs.  The new lines are dubbed Military ProASIC3/EL, and they include extended-temperature range versions of Actel’s commercial-lineflash-based FPGAs.  The new family includes the A3PE600L with 600K system gates, the A3P1000 with 1M system gates, and the A3PE3000L with 3M system gates. These devices bring some completely new options to power-, weight-, and safety-critical systems like avionics.

FPGAs have been a godsend to low-volume, high-requirement military systems.  Before viable FPGAs came along, mil-aero projects bore the unbelievable burden of designing custom ASICs in order to get the required performance, power consumption, weight, and integration level – and amortizing the substantial NRE costs across a very small number of production units.  With high-capacity, high-performance FPGAs, many of those projects could drop the ASICs, replacing them with much more cost-effective FPGAs.  FPGAs (sometimes) brought the additional advantage of late-cycle and in-system reprogrammability, providing the possibility of much cheaper and easier design changes to accommodate system evolution and bug fixing.

There were still limitations, of course.  FPGAs were limited in capacity and performance, brought a considerable power-consumption penalty, and usually required a few additional support chips for configuration.  Also, most conventional FPGAs are not particularly good at radiation-immunity – a critical factor even in normal-altitude airborne electronics where the probability of neutron-induced single-event-upsets (SEUs) affecting the configuration of FPGAs is a major concern.  The primary driver for military qualification, however, is temperature range.  Temperatures in airborne systems can fluctuate wildly from super-cold high-altitude ambient temperatures to super-heated conditions related to air friction from supersonic flight.  Before Actel’s recent announcement, two basic types of FPGAs had been certified for the extended military temperature ranges – SRAM- and antifuse-based devices.  SRAM brings penalties of high power consumption, low resistance to neutron-induced SEUs, and multi-chip configuration.  Antifuse carries penalties of high cost and lack of reprogrammability.  Now, flash-based FPGAs come in at a sweet spot in the solution space – with very low power consumption, large temperature ranges, reasonably high performance (~250MHz operation), reprogrammability, immunity from neutron-induced configuration upsets, single-chip operation, and density up to 3 million system gates. 

For designers of applications such as high-speed, high-resolution sensors, the new devices bring the capability to increase performance while reducing power consumption and weight.  If you follow the Joint Strike Fighter program, you’ll know that the F-35 has suffered considerable delays while engineers try to put the plane on a diet, attempting to lose as much as a ton from the empty weight of the aircraft.  Avionics make a significant contribution to that bloat, and the ability to maintain system performance while trimming size, power consumption, and weight are paramount in the program’s success.  Many of these systems cannot rely on cooling fans, so reducing the power footprint of individual components is extremely important.

Actel says the ProASIC3EL family delivers static power as low as 0.55mW and dynamic power less than 60mW at 100MHz (for the A3PE600L operating at 25C).  The devices also include Actel’s “Flash*Freeze” mode which preserves register states and drops the device to near power-off status in less than one microsecond.  The largest device includes as much as 504Kbits embedded memory and can hit speeds over 250MHz at 125C. 

Package options are limited at first, but Actel says they’ll be expanding the packaging options based on customer demand.  Initially, the A3PE600L will be available in an FG484 package, the A3P1000 is offered in either FG144 or PQ208 options, and the A3PE3000L can be delivered in FG484 and FG896 packages.  Since military parts must be separately qualified in each package option, suppliers often delay package offerings until there is proven customer demand for a particular package.

The company says the Military ProASIC3 A3P1000 is already shipping and software support is already in place.  The Military ProASIC3EL A3PE600L and A3PE3000L are following close behind with software support for the former in August and the latter in September and with datasheets and documentation already out.

If we read the tea-leaves correctly, this announcement could signal the continuation of a strategy shift at Actel.  Historically, the company made most of their money with very expensive antifuse-based FPGAs for military and space applications.  The reliability, speed, and radiation tolerance of antifuse devices made them attractive (even at very high price points) to the designers of these system because the alternative was a much more expensive and risky ASIC project. 

In recent years, however, Actel has put an increasing focus on its flash-based families, and most recently on the extremely power-efficient aspect of those devices.  With this announcement, the flash technology seems poised to jump over onto the high-rel/military/space side of the catalog, and that might signal a gradual replacement or augmentation of the company’s long-standing antifuse lines.  For applications like space (this announcement does not cover space-bound devices, as the requirements for space flight are considerably more stringent), flash-based FPGAs might possibly offer huge advantages like power efficiency, radiation immunity, and reprogrammability that are not well combined in current device offerings.  We’ll keep our eyes open for future announcements.

Leave a Reply

featured blogs
Oct 5, 2022
The newest version of Fine Marine - Cadence's CFD software specifically designed for Marine Engineers and Naval Architects - is out now. Discover re-conceptualized wave generation, drastically expanding the range of waves and the accuracy of the modeling and advanced pos...
Oct 4, 2022
We share 6 key advantages of cloud-based IC hardware design tools, including enhanced scalability, security, and access to AI-enabled EDA tools. The post 6 Reasons to Leverage IC Hardware Development in the Cloud appeared first on From Silicon To Software....
Sep 30, 2022
When I wrote my book 'Bebop to the Boolean Boogie,' it was certainly not my intention to lead 6-year-old boys astray....

featured video

PCIe Gen5 x16 Running on the Achronix VectorPath Accelerator Card

Sponsored by Achronix

In this demo, Achronix engineers show the VectorPath Accelerator Card successfully linking up to a PCIe Gen5 x16 host and write data to and read data from GDDR6 memory. The VectorPath accelerator card featuring the Speedster7t FPGA is one of the first FPGAs that can natively support this interface within its PCIe subsystem. Speedster7t FPGAs offer a revolutionary new architecture that Achronix developed to address the highest performance data acceleration challenges.

Click here for more information about the VectorPath Accelerator Card

featured paper

Algorithm Verification with FPGAs and ASICs

Sponsored by MathWorks

Developing new FPGA and ASIC designs involves implementing new algorithms, which presents challenges for verification for algorithm developers, hardware designers, and verification engineers. This eBook explores different aspects of hardware design verification and how you can use MATLAB and Simulink to reduce development effort and improve the quality of end products.

Click here to read more

featured chalk talk

Machine-Learning Optimized Chip Design -- Cadence Design Systems

Sponsored by Cadence Design Systems

New applications and technology are driving demand for even more compute and functionality in the devices we use every day. System on chip (SoC) designs are quickly migrating to new process nodes, and rapidly growing in size and complexity. In this episode of Chalk Talk, Amelia Dalton chats with Rod Metcalfe about how machine learning combined with distributed computing offers new capabilities to automate and scale RTL to GDS chip implementation flows, enabling design teams to support more, and increasingly complex, SoC projects.

Click here for more information about Cerebrus Intelligent Chip Explorer