feature article
Subscribe Now

Stratix III

Altera Sails into Sixty-five

With the usual next-node battle cry of “power, performance, price, and productivity,” Altera sailed into sixty-five-nanometer territory today with the announcement of their much-anticipated Stratix III 65nm high-performance FPGA family. 

Altera has put considerable focus on power with this family, bringing in power-targeted architectural changes paired with powerful design tool support.  For years, power in FPGAs was not an important consideration.  The people paying the big bucks for older-generation FPGAs had power to burn along with their cash.  As times and technologies have changed, however, so has the power picture.  Millions of transistors have turned into billions, megahertz have multiplied, and leakage currents have leapt into prominence, as feature sizes (and thus gate oxides) have continued to shrink.

On the system side, FPGA power has gained prominence, too.  As bandwidth requirements have risen, form factors have shrunk, and heat has become an issue.  Also, with FPGAs moving from supporting cast to starring roles in many systems, they have taken the spotlight in power consumption as well.  The result of all this is that Altera saw a chance to make power a clear differentiator with Stratix III, and they’ve made significant strides with their efforts.

With 65nm, we expected supply voltages to be down to 1.0V.  Altera has thrown us a bit of a surprise with both 1.1V operation for maximum performance and 0.9V for minimum power consumption. The lower voltages help with the dynamic power picture right from the start, and the 0.9V option offers to cut static power by over half from Altera’s 90nm Stratix II numbers. 

Altera has created new logic cells that can each operate in one of three power modes.  Low-power mode offers about a 70% power reduction from logic cells in previous-generation devices.  For non-performance-critical sections of your design, Altera’s tools will automatically select low-power mode where it is appropriate.  There is also a “medium” mode that offers more performance with a power savings of about 50% from previous-generation cells, and a “high-performance” mode that still manages to use 30% less power than their 90nm Stratix II. 

Intelligence in the design software picks the appropriate performance level to give you maximum power savings while still meeting your design’s timing constraints.  This means, of course, that you’ll want to avoid the old trick of over-constraining your timing in order to get the “best performance” out of your design.  That over-constraining will now cost you power, as you won’t be taking advantage of the maximum power savings available from this flexible architecture.  Used properly, however, Altera expects that you will save around 50% in total power compared with the same design running on Stratix II.


While hitting the power problem hard, Altera has not failed to deliver on the other “Ps” of a Moore’s Law move to a new node.   The company claims that performance is up 25% from previous generations, and density has doubled, lowering the effective price per “gate” once again.  We have reached the point in process shrinks where everything no longer comes along for free.  In the old days, everything almost automatically improved with each process step.  Power, performance, and density all scaled with the geometry.  Now, however, thanks to a number of factors, design teams are forced to choose one or two of the benefits at the expense of the others.  It appears that Altera took Mr. Moore up on the additional density, kept performance increase to a manageable level, and took the power issue into their own hands with the architectural and tool improvements described above.

In terms of features, Altera has loaded on the memory and DSP blocks with this generation.  In a nod to their archrival, Altera says that they will be offering three new “variants” with Stratix III – one balanced for general purpose applications, one with more memory and DSP resources for compute-intensive DSP acceleration use, and one for high-speed interconnect applications that will feature integrated SerDes transceivers.  Altera also says they plan to continue their HardCopy structured ASIC migration path from Stratix III.  HardCopy gives Altera a leg up on cost reduction (as well as performance improvement and power reduction) for higher-volume applications, and brings the Stratix architecture into many markets where FPGAs would otherwise not be an option.

The rest of the features of Stratix III are in line with what we would expect from a continuation of the Stratix II strategy.  Previously announced capabilities and architectural features such as the ALM logic modules, Tri-Matrix memory and design security capabilities continue in Stratix III.   Stratix III will also be compatible with Altera’s full line of IP, including their popular Nios II soft-core processor for embedded applications using FPGAs as a system-on-chip platform.

Table 1. Stratix III FPGA Family Features*


Stratix III
Logic Family Variant (L) 

Device/ Feature ALMs LEs M9K Blocks M144K Blocks MLAB
Total Embedded RAM bits MLAB bits 18×18-bit Multipliers
(FIR Mode)
EP3SL50 19K 48K 108 6 950 1.8M 0.6M 216 4
EP3SL70 27K 68K 144 6 1,350 2.1M 0.9M 288 4
EP3SL110 43K 107K 275 12 2,150 4.2M 1.4M 288 8
EP3SL150 57K 142K 340 16 2,850 5.2M 1.8M 384 8
EP3SL200 80K 199K 456 24 4,000 7.4M 2.6M 576 12
EP3SL340 135K 338K 1,144 48 6,750 16.87M 4.3M 576 12
Stratix III
Enhanced Family (E)
EP3SE50 19K 48K 336 12 950 4.6M 0.6M 384 8
EP3SE80 32K 80K 495 12 1,600 6.2M 1.0M 672 12
EP3SE110 43K 107K 544 16 2,150 7.0M 1.4M 896 12
EP3SE260 102K 254K 828 40 5,100 14.7M 3.3M 768 12

Missing from the above table are the specifications for the third variant – the one with high-speed serial transceivers.  This family, Stratix III GX, will be announced at a later date, as will the HardCopy structured ASIC conversion for Stratix III.

Down in the details, Altera has stuck with their PLL clocking strategy, offering a wealth of resources broken down into global, regional, and periphery networks organized in a hierarchical structure.  It appears that FPGA companies in general have learned hard lessons from the days when lack of clocking resources was a major design constraint, as modern FPGAs seem to offer an abundance of clocking capabilities.

On the I/O front, Altera has built a strategy where devices are vertically interchangeable in the same package.  If you’re designing to a particular pinout and need to swap to a different die size, you can keep the same package that you’re already designing onto your board.


FineLine BGA Package Sizes







Pitch (mm)






Area (mm2)






Length/Width (mm/mm)






Altera says that design tools for Stratix III are available today, engineering samples will be available in Q3 2007, and production quantities are expected later in 2007.   Their reference on pricing is an EP3SL150 at 1000 units in 2007 at $549 USD.  Altera also says that Stratix III support will be available from third-party tool suppliers like Aldec, Magma, Mentor, and Synplicity.

Now that the two largest FPGA vendors have announced 65nm product families, how do things stack up?  From an architectural perspective, there is perhaps more alignment than at 90nm.  In the previous generation, with Altera’s Stratix II matched up against Xilinx’s Virtex-4, Altera had already broken the LUT4 barrier with their ALM architecture, and Xilinx had begun to branch into multiple-variant mode with their LX, SX, and FX versions.  Now, at 65nm, Xilinx has followed Altera’s lead on the LUT6 architecture, while Altera is moving toward Xilinx’s plethora of product variants with different mixes of features.  When it comes to your application, however, the details will tell the tale, and you should pick the device that best fits your specific needs.  Just don’t forget to consider the impact of factors like design tool familiarity in your equation.

Stratix III certainly has the trappings of a worthy successor to Altera’s successful Stratix and Stratix II lines.  Given Altera’s execution against their stated power, performance, and price goals, it looks like the 65nm technology will continue to spur growth in FPGA technology by bringing programmable logic capabilities into new markets and into new roles in existing ones.

Leave a Reply

featured blogs
Dec 7, 2023
Building on the success of previous years, the 2024 edition of the DATE (Design, Automation and Test in Europe) conference will once again include the Young People Programme. The largest electronic design automation (EDA) conference in Europe, DATE will be held on 25-27 March...
Dec 7, 2023
Explore the different memory technologies at the heart of AI SoC memory architecture and learn about the advantages of SRAM, ReRAM, MRAM, and beyond.The post The Importance of Memory Architecture for AI SoCs appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Power and Performance Analysis of FIR Filters and FFTs on Intel Agilex® 7 FPGAs

Sponsored by Intel

Learn about the Future of Intel Programmable Solutions Group at intel.com/leap. The power and performance efficiency of digital signal processing (DSP) workloads play a significant role in the evolution of modern-day technology. Compare benchmarks of finite impulse response (FIR) filters and fast Fourier transform (FFT) designs on Intel Agilex® 7 FPGAs to publicly available results from AMD’s Versal* FPGAs and artificial intelligence engines.

Read more

featured chalk talk

Electromagnetic Compatibility (EMC) Gasket Design Considerations
Electromagnetic interference can cause a variety of costly issues and can be avoided with a robust EMI shielding solution. In this episode of Chalk Talk, Amelia Dalton chats with Sam Robinson from TE Connectivity about the role that EMC gaskets play in EMI shielding, how compression can affect EMI shielding, and how TE Connectivity can help you solve your EMI shielding needs in your next design.
Aug 30, 2023