feature article
Subscribe Now

Parallelizing PCB

Mentor's Multi-node Router Goes Auto

Much has been made in the technical press about various approaches for automatically parallelizing general-purpose computing. However, there are occasional outstanding opportunities to create domain-specific solutions that can elegantly and efficiently elevate the performance of mission-critical tasks. Mentor Graphics has found such an opportunity in printed circuit board (PCB) routing with their newly-announced “XtremeAR” tool. They have crafted a system that can accelerate the arduous task of PCB auto-routing using up to 15 networked nodes, turning multi-day turnaround times into overnight iterations.

PCB routing has become a bottleneck in many board-based system designs. Increased levels of integration have led to larger, more complex ICs, such as FPGAs, subsuming more of the functionality on a typical board. For the board layout team, this means chips with more pins and more signal integrity concerns talking to each other through more sophisticated boards, while design decisions, such as pinout specifications, are pushed until (and often seemingly beyond) the last possible minute. The result? We have more complicated board designs with less time in which to do them.

Unlike ASIC layout, PCB routing is still often a manual task. The most ambitious boards, and those with some critical analog signals, typically require both automatic and manual routing in order to get the job done effectively. In 2004, Mentor announced what it calls “Xtreme PCB,” which allows multiple, geographically dispersed designers to simultaneously manually route a single board in real time over a network. This permits teams to work together productively to get a PCB design out the door, even if they work thousands of miles apart. Mentor claims that Xtreme PCB customers have been able to reduce layout cycle time for these manually routed designs by 40-70%.

Image courtesy of Mentor Graphics

Now, Mentor has taken advantage of that same underlying server and database technology to create a multi-node auto-routing system capable of harnessing the power of up to 15 machines across a wide-area network. Mentor says that a network of 15 CPUs plus a server can accelerate auto-routing execution up to 10X. This would represent a very efficient multi-node parallel cluster at 66% efficiency. We expect the system will achieve even higher efficiency with less than the maximum number of nodes. Typically, in a multi-whatever processing system, adding processing elements does not produce a linear reduction in execution time. The overhead of coordination and communication between processors reduces the overall efficiency, and there is a point of diminishing marginal return where it no longer pays to add additional computing resources.

Because Mentor’s new XtremeAR system can operate efficiently even over a wide-area network, multi-national companies can surf time zones, pressing otherwise idle machines into service crunching on routing problems. The router nodes are enabled by floating licenses, so you can make the most efficient use of your organization’s computing equipment without having to over-purchase design tool software.

For large, high-speed digital boards, auto routing with conventional systems can run for days. Optimal results – the most efficiently routed board with the fewest layers, highest completion rate, and best timing performance – usually require many iterations of the routing process. Sometimes, the routing process uncovers sub-optimal pin mapping in devices like FPGAs, which requires a re-spin of the FPGA design and a subsequent re-run of the PCB auto-routing process. This iteration-intensive business benefits enormously from faster turnaround, and shortening the auto-route step from days to hours could conceivably lop weeks off of design cycles, perhaps creating the opportunity for big BOM savings as more design iterations allow teams to find more cost-effective solutions.

Capabilities like XtremeAR’s distributed auto-routing help to cement the chasm between the desktop-based low-cost systems used by many small- and mid-sized development teams for their board design and the high-end, enterprise-class systems sold by larger EDA companies. The cost of ownership may be an order of magnitude more than that for simpler systems, but for larger firms with many active design projects, the potential revenue increase from shorter design cycles and the potential profit improvement from better designs easily more than justifies the investment.

Leave a Reply

Parallelizing PCB

Mentor's Multi-node Router Goes Auto

Multi-madness is upon us these days. Multi-core, multi-thread, and multi-processor mania has made a mess of the previously well-ordered software tools and operating systems market, creating abundant opportunities for innovation. Single processor computing is at its heat limit, and the new way to get more cpu power focused on your problem is to pile on the processors and parallelize your application.

Much has been made in the technical press about various approaches for automatically parallelizing general-purpose computing. However, there are occasional outstanding opportunities to create domain-specific solutions that can elegantly and efficiently elevate the performance of mission-critical tasks. Mentor Graphics has found such an opportunity in printed circuit board (PCB) routing with their newly-announced “XtremeAR” tool. They have crafted a system that can accelerate the arduous task of PCB auto-routing using up to 15 networked nodes, turning multi-day turnaround times into overnight iterations.

PCB routing has become a bottleneck in many board-based system designs. Increased levels of integration have led to larger, more complex ICs, such as FPGAs, subsuming more of the functionality on a typical board. For the board layout team, this means chips with more pins and more signal integrity concerns talking to each other through more sophisticated boards, while design decisions, such as pinout specifications, are pushed until (and often seemingly beyond) the last possible minute. The result? We have more complicated board designs with less time in which to do them.

Unlike ASIC layout, PCB routing is still often a manual task. The most ambitious boards, and those with some critical analog signals, typically require both automatic and manual routing in order to get the job done effectively. In 2004, Mentor announced what it calls “Xtreme PCB,” which allows multiple, geographically dispersed designers to simultaneously manually route a single board in real time over a network. This permits teams to work together productively to get a PCB design out the door, even if they work thousands of miles apart. Mentor claims that Xtreme PCB customers have been able to reduce layout cycle time for these manually routed designs by 40-70%.

Image courtesy of Mentor Graphics.

Now, Mentor has taken advantage of that same underlying server and database technology to create a multi-node auto-routing system capable of harnessing the power of up to 15 machines across a wide-area network. Mentor says that a network of 15 CPUs plus a server can accelerate auto-routing execution up to 10X. This would represent a very efficient multi-node parallel cluster at 66% efficiency. We expect the system will achieve even higher efficiency with less than the maximum number of nodes. Typically, in a multi-whatever processing system, adding processing elements does not produce a linear reduction in execution time. The overhead of coordination and communication between processors reduces the overall efficiency, and there is a point of diminishing marginal return where it no longer pays to add additional computing resources.

Because Mentor’s new XtremeAR system can operate efficiently even over a wide-area network, multi-national companies can surf time zones, pressing otherwise idle machines into service crunching on routing problems. The router nodes are enabled by floating licenses, so you can make the most efficient use of your organization’s computing equipment without having to over-purchase design tool software.

For large, high-speed digital boards, auto routing with conventional systems can run for days. Optimal results – the most efficiently routed board with the fewest layers, highest completion rate, and best timing performance – usually require many iterations of the routing process. Sometimes, the routing process uncovers sub-optimal pin mapping in devices like FPGAs, which requires a re-spin of the FPGA design and a subsequent re-run of the PCB auto-routing process. This iteration-intensive business benefits enormously from faster turnaround, and shortening the auto-route step from days to hours could conceivably lop weeks off of design cycles, perhaps creating the opportunity for big BOM savings as more design iterations allow teams to find more cost-effective solutions.

Capabilities like XtremeAR’s distributed auto-routing help to cement the chasm between the desktop-based low-cost systems used by many small- and mid-sized development teams for their board design and the high-end, enterprise-class systems sold by larger EDA companies. The cost of ownership may be an order of magnitude more than that for simpler systems, but for larger firms with many active design projects, the potential revenue increase from shorter design cycles and the potential profit improvement from better designs easily more than justifies the investment.

Leave a Reply

featured blogs
Feb 22, 2024
The new Cadence training website is online! This newly redesigned website provides an overview of our well-respected training methods and courses, plus offerings that might be new to you. Modern design and top-of-the-page navigation make it easy to find just what you need'”q...
Feb 15, 2024
This artist can paint not just with both hands, but also with both feet, and all at the same time!...

featured video

Shape The Future Now with Synopsys ARC-V Processor IP

Sponsored by Synopsys

Synopsys ARC-V™ Processor IP delivers the optimal power-performance-efficiency and extensibility of ARC processors with broad software and tools support from Synopsys and the expanding RISC-V ecosystem. Built on the success of multiple generations of ARC processor IP covering a broad range of processor implementations, including functional safety (FS) versions, the ARC-V portfolio delivers what you need to optimize and differentiate your SoC.

Learn more about Synopsys ARC-V RISC-V Processor IP

featured paper

Reduce 3D IC design complexity with early package assembly verification

Sponsored by Siemens Digital Industries Software

Uncover the unique challenges, along with the latest Calibre verification solutions, for 3D IC design in this new technical paper. As 2.5D and 3D ICs redefine the possibilities of semiconductor design, discover how Siemens is leading the way in verifying complex multi-dimensional systems, while shifting verification left to do so earlier in the design process.

Click here to read more

featured chalk talk

Advantech Industrial AI Camera: Small but Mighty
Sponsored by Mouser Electronics and Advantech
Artificial intelligence equipped camera systems can be a great addition to a variety of industrial designs. In this episode of Chalk Talk, Amelia Dalton and Ryan Chan from Advantech explore the components included in an industrial AI camera system, the benefits of Advantech’s AI ICAM-500 Industrial camera series and how you can get started using these solutions in your next industrial design. 
Aug 23, 2023
23,053 views