feature article
Subscribe Now

First Annual FPGA Journal Awards

We Tell You Your Favorites

Over the course of the first year, we’ve had a tremendous amount of feedback and input from you, our readers. We’ve also done several formal surveys and studies that have spanned the entire year, with follow-up e-mails to many of you to clarify just what you meant by assertions like “…works very reliably except when it fails.” Here, then, we are proud to present back to you some of the things you told us – your favorite suppliers and products in a variety of categories – in the form of awards.

The primary data for determining the winners came from our online surveys of completed FPGA projects. Respondents were those who had completed a real FPGA project within the past year, and answers were tabulated based on responses related to those completed projects. We asked you to rank the importance of a number of factors in choosing your device, your tools, and the vendors that sold them to you. We then asked you to rate how well your particular vendors and products performed in each of those categories. We multiplied the importance by the performance, averaged the responses for each vendor and product, and – voila! The scorecard for the First Annual FPGA Journal Awards was born.

Without further pageantry, and with no celebrities or comedians to read the results, here are the winners:

Highest reader/customer satisfaction with an FPGA vendor’s tools:

Altera for their Quartus II suite of design tools

You told us that Altera has made great strides in its tool suite over the past two years, particularly with the performance and quality of the Quartus II place-and-route tools. They also got high marks from many for their SOPC Builder embedded system tools working with their Nios soft processor core.

Highest reader/customer satisfaction with an FPGA vendor’s support:

Xilinx for their support staff, application engineers, documentation, and website

You told us that Xilinx consistently sets the standard for support staff and resources that understand your problems and their products and go the extra mile to make you successful in your project.

Highest reader/customer satisfaction with an FPGA vendor’s devices:

Lattice Semiconductor for their CPLD devices

You told us that, while CPLD may not be the glamour segment of the programmable logic industry, Lattice devices consistently and reliably deliver the features and performance that the datasheet claims, solving your CPLD problems in a cost-effective, reliable manner.

Highest reader/customer satisfaction with an EDA vendor’s HDL simulator performance, capacity, and reliability:

Mentor Graphics for their ModelSim simulator

You told us that, in addition to being the dominant HDL simulator in the FPGA market, ModelSim delivers best in many of the categories most important to design teams working against a schedule. This was actually three separate categories, and ModelSim swept them all.

Highest reader/customer satisfaction with an EDA vendor’s HDL simulator price/value and ease-of-use:

Aldec for their ActiveHDL simulator

You told us that Aldec’s simulator is extremely approachable and easy to learn. You like Aldec’s whole-solution approach to simulation and debug and their clear focus on FPGA design in particular. You also found Aldec’s tools to be an outstanding value for the price.

Highest reader/customer satisfaction with an EDA vendor’s synthesis tool’s performance, quality of results, reliability, and ease of use:

Synplicity for their Synplify and Synplify-Pro tools

You told us that Synplicity’s products clearly lead the synthesis field for FPGA. Many of you said you were happy to pay the additional cost of Synplicity’s 3 rd party tools over the FPGA vendor-supplied synthesis products in order to get vendor independence, an edge on quality of results, HDL language support, and “blazing fast compile times.”

Well, there they are – our first year winners. There will be no little gold statues (hey, we’re on a budget here) or long acceptance speeches. It pays to note that many of these were very close competitions on our rating system, but subjective feedback from follow-up e-mails never failed to validate our winners. With all the exciting new product announcements and introductions of the past few months, we expect that the next year will be even more interesting.

Leave a Reply

featured blogs
Oct 5, 2022
The newest version of Fine Marine - Cadence's CFD software specifically designed for Marine Engineers and Naval Architects - is out now. Discover re-conceptualized wave generation, drastically expanding the range of waves and the accuracy of the modeling and advanced pos...
Oct 4, 2022
We share 6 key advantages of cloud-based IC hardware design tools, including enhanced scalability, security, and access to AI-enabled EDA tools. The post 6 Reasons to Leverage IC Hardware Development in the Cloud appeared first on From Silicon To Software....
Sep 30, 2022
When I wrote my book 'Bebop to the Boolean Boogie,' it was certainly not my intention to lead 6-year-old boys astray....

featured video

PCIe Gen5 x16 Running on the Achronix VectorPath Accelerator Card

Sponsored by Achronix

In this demo, Achronix engineers show the VectorPath Accelerator Card successfully linking up to a PCIe Gen5 x16 host and write data to and read data from GDDR6 memory. The VectorPath accelerator card featuring the Speedster7t FPGA is one of the first FPGAs that can natively support this interface within its PCIe subsystem. Speedster7t FPGAs offer a revolutionary new architecture that Achronix developed to address the highest performance data acceleration challenges.

Click here for more information about the VectorPath Accelerator Card

featured paper

Algorithm Verification with FPGAs and ASICs

Sponsored by MathWorks

Developing new FPGA and ASIC designs involves implementing new algorithms, which presents challenges for verification for algorithm developers, hardware designers, and verification engineers. This eBook explores different aspects of hardware design verification and how you can use MATLAB and Simulink to reduce development effort and improve the quality of end products.

Click here to read more

featured chalk talk

"Scalable Power Delivery" for High-Performance ASICs, SoCs, and xPUs

Sponsored by Infineon

Today’s AI and Networking applications are driving an exponential increase in compute power. When it comes to scaling power for these kinds of applications with next generation chipsets, we need to keep in mind package size constraints, dynamic current balancing, and output capacitance. In this episode of Chalk Talk, Mark Rodrigues from Infineon joins Amelia Dalton to discuss the system design challenges with increasing power density for next generation chipsets, the benefits that phase paralleling brings to the table, and why Infineon’s best in class transient performance with XDP architecture and Trans Inductor Voltage Regulator can help power  your next high performance ASIC, SoC or xPU design.

Click here for more information about computing and data storage from Infineon