editor's blog
Subscribe Now

Xilinx’s CEO Victor Peng Speaks About 7nm Everest/ACAP, Death of Moore’s Law. His Hot Chips 30 Keynote Now Online

Earlier this week, I published a detailed account of the HW/SW Programmable Engine that was the final, undisclosed block in the Xilinx Everest Architecture, to appear first in the company’s 7nm ACAP (the Adaptable Computing Acceleration Platform), which will tape out later this year. (See “Xilinx Puts a Feather in its ACAP: Final block in Xilinx’s 7nm Everest Architecture is Detailed at Hot Chips 30 in Cupertino.”) That article was largely based on a technical presentation given at Hot Chips 30 by Juanjo Noguera, the engineering director of the Xilinx Architecture Group.

However, Xilinx CEO Victor Peng also spoke at Hot Chips 30. In fact, he delivered an hour-long keynote speech during which he discussed the Everest/ACAP project as well as other topics that set the stage for this product’s development, including the death of Moore’s Law.

The Hot Chips 30 organizers just published an hour-long video clip of Peng’s keynote as well as the Q&A session that followed. But you’ll need to jump to YouTube to see it, or you can just watch it below.

 

Leave a Reply

featured blogs
Mar 27, 2023
Spectre EMIR, the simulation engine inside Voltus-XFi, provides the IR drop and EM current analyses. In reviews of the reported customer problems, it turns out that many Spectre EMIR problems can be avoided by proper preparation and setup. The most common problem Spectre EMIR...
Mar 23, 2023
Explore AI chip architecture and learn how AI's requirements and applications shape AI optimized hardware design across processors, memory chips, and more. The post Why AI Requires a New Chip Architecture appeared first on New Horizons for Chip Design....
Mar 10, 2023
A proven guide to enable project managers to successfully take over ongoing projects and get the work done!...

featured video

First CXL 2.0 IP Interoperability Demo with Compliance Tests

Sponsored by Synopsys

In this video, Sr. R&D Engineer Rehan Iqbal, will guide you through Synopsys CXL IP passing compliance tests and demonstrating our seamless interoperability with Teladyne LeCroy Z516 Exerciser. This first-of-its-kind interoperability demo is a testament to Synopsys' commitment to delivering reliable IP solutions.

Learn more about Synopsys CXL here

featured chalk talk

Series Five Product Introduction
Size and weight are critical design considerations when it comes to military and aerospace applications. One way to minimize weight and size in these kinds of designs is to take a closer look at your choice of connectors. In this episode of Chalk Talk, Amelia Dalton chats with Anthony Annunziata from Amphenol Aerospace about the series five next generation connectors from Amphenol Aerospace. They investigate the size and weight advantages that these connectors bring to military and aerospace applications and how you can get started using the series five in your next design.
Nov 3, 2022
18,686 views