editor's blog
Subscribe Now

Xilinx’s CEO Victor Peng Speaks About 7nm Everest/ACAP, Death of Moore’s Law. His Hot Chips 30 Keynote Now Online

Earlier this week, I published a detailed account of the HW/SW Programmable Engine that was the final, undisclosed block in the Xilinx Everest Architecture, to appear first in the company’s 7nm ACAP (the Adaptable Computing Acceleration Platform), which will tape out later this year. (See “Xilinx Puts a Feather in its ACAP: Final block in Xilinx’s 7nm Everest Architecture is Detailed at Hot Chips 30 in Cupertino.”) That article was largely based on a technical presentation given at Hot Chips 30 by Juanjo Noguera, the engineering director of the Xilinx Architecture Group.

However, Xilinx CEO Victor Peng also spoke at Hot Chips 30. In fact, he delivered an hour-long keynote speech during which he discussed the Everest/ACAP project as well as other topics that set the stage for this product’s development, including the death of Moore’s Law.

The Hot Chips 30 organizers just published an hour-long video clip of Peng’s keynote as well as the Q&A session that followed. But you’ll need to jump to YouTube to see it, or you can just watch it below.

 

Leave a Reply

featured blogs
Dec 5, 2023
Introduction PCIe (Peripheral Component Interconnect Express) is a high-speed serial interconnect that is widely used in consumer and server applications. Over generations, PCIe has undergone diversified changes, spread across transaction, data link and physical layers. The l...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

While there is great interest in 3D-IC technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this paper to learn about design challenges, ecosystem requirements, and needed solutions. While various types of multi-die packages have been available for many years, this paper focuses on 3D integration and packaging of multiple stacked dies.

Click to read more

featured chalk talk

Switch to Simple with Klippon Relay
In this episode of Chalk Talk, Amelia Dalton and Lars Hohmeier from Weidmüller explore the what, where, and how of Weidmüller's extensive portfolio of Klippon relays. They investigate the pros and cons of mechanical relays, the benefits that the Klippon universal range of relays brings to the table, and how Weidmüller's digital selection guide can help you choose the best relay solution for your next design.
Sep 26, 2023
8,162 views