editor's blog
Subscribe Now

Why are the IEEE President and President-Elect speaking in Ft. Collins? Because…

I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the desktop computer arena by IBM’s PC. Although there were/are some other tech companies in Ft. Collins—and a gigantic Budweiser brewery—it’s not really a tech town although I did take my first (and only) class in operating systems from a CSU (Colorado State University) professor from Ft. Collins, along with most of the engineers writing software for HP in Colorado back then. That’s why I was surprised to learn that the IEEE’s President and CEO James Jeffries and its President-Elect José M. F. Moura will be holding a live town hall, er IEEE President’s Forum, on the evening of September 27 in Ft. Collins.

I was alerted to this event by my longtime friend and former HP colleague Roger Ison, who now lists his vocation as “retired” on LinkedIn. Finding myself suffering from a bout of cognitive dissonance, I had to ask Roger why the IEEE’s President and President-Elect were journeying all the way to a front-range cow town like Ft. Collins for a President’s Forum. He replied simply:

“It’s happening in FoCo because Richard Toftness organized it. He’s involved with a special program he developed (with IEEE) at CSU called Engineer in Residence. Very active in High Plains section. I believe he suggested and organized this event.”

I guess that’s as good an explanation as any.

You do not need to journey to the Colorado front range to attend this event. You can attend virtually and the organizers are encouraging IEEE Sections, Chapters, and Groups to form “Watch Parties” for this event.

More info including registration here.

 

Leave a Reply

featured blogs
Jul 5, 2022
The 30th edition of SMM , the leading international maritime trade fair, is coming soon. The world of shipbuilders, naval architects, offshore experts and maritime suppliers will be gathering in... ...
Jul 5, 2022
By Editorial Team The post Q&A with Luca Amaru, Logic Synthesis Guru and DAC Under-40 Innovators Honoree appeared first on From Silicon To Software....
Jun 28, 2022
Watching this video caused me to wander off into the weeds looking at a weird and wonderful collection of wheeled implementations....

featured video

Demo: Achronix Speedster7t 2D NoC vs. Traditional FPGA Routing

Sponsored by Achronix

This demonstration compares an FPGA design utilizing Achronix Speedster7t 2D Network on Chip (NoC) for routing signals with the FPGA device, versus using traditional FPGA routing. The 2D NoC provides a 40% reduction in logic resources required with 40% less compile time needed versus using traditional FPGA routing. Speedster7t FPGAs are optimized for high-bandwidth workloads and eliminate the performance bottlenecks associated with traditional FPGAs.

Subscribe to Achronix's YouTube channel for the latest videos on how to accelerate your data using FPGAs and eFPGA IP

featured paper

Addressing high-voltage design challenges with reliable and affordable isolation tech

Sponsored by Texas Instruments

Check out TI’s new white paper for an overview of galvanic isolation techniques, as well as how to improve isolated designs in electric vehicles, grid infrastructure, factory automation and motor drives.

Click to read more

featured chalk talk

Introducing Vivado ML Editions

Sponsored by Xilinx

There are many ways that machine learning can help improve our IC designs, but when it comes to quality of results and design iteration - it’s a game changer. In this episode of Chalk Talk, Amelia Dalton chats with Nick Ni from Xilinx about the benefits of machine learning design optimization, what hierarchical module-based compilation brings to the table, and why extending a module design into an end-to-end flow can make all the difference in your next IC design.

Click here for more information about Vivado ML