editor's blog
Subscribe Now

EDPS (The Electronic Design Process Symposium) is Silicon Valley’s Hidden Gem, September 13-14, 2018

For twenty-five years, EDPS—the Electronic Design Process Symposium—has been probing the very limits of design. While it formerly took place in exotic locale of Sand City on Monterey Bay (an appropriate locale for a silicon-centric event, no?), this year it’s being held at the SEMI facility in Milpitas. The event has evolved; it’s focus expanded. In addition to the usual discussions of innovative and bleeding-edge design techniques, this year’s event includes sessions with expanded coverage of topics including:

Keynote speakers and their topics include:

  • The Deep Learning Revolution, Chris Rowen, CEO of BabbLabs
  • The IEEE Semiconductor and Heterogeneous Integration Roadmap, Andrew Kahng, Professor of CSE and ECE at UCSD
  • Building Startups to Successful Exit, Jim Hogan, Well-known Silicon Valley Venture Capitalist and Private Investor
  • Hardware-Based Security, Simon Johnson, Senior Principal Engineer at Intel

 

For more information about the EDPS 2018 event, click here.

For registration (discounted to $199 until August 31), click here. Hey, that’s a bargain price for a 2-day event in Silicon Valley.

 

 

Leave a Reply

featured blogs
Mar 24, 2023
With CadenceCONNECT CFD less than a month away, now is the time to make your travel plans to join us at the Santa Clara Convention Center on 19 April for our biggest CFD event of the year. As a bonus, CadenceCONNECT CFD is co-located with the first day of CadenceLIVE Silicon ...
Mar 23, 2023
Explore AI chip architecture and learn how AI's requirements and applications shape AI optimized hardware design across processors, memory chips, and more. The post Why AI Requires a New Chip Architecture appeared first on New Horizons for Chip Design....
Mar 10, 2023
A proven guide to enable project managers to successfully take over ongoing projects and get the work done!...

featured video

First CXL 2.0 IP Interoperability Demo with Compliance Tests

Sponsored by Synopsys

In this video, Sr. R&D Engineer Rehan Iqbal, will guide you through Synopsys CXL IP passing compliance tests and demonstrating our seamless interoperability with Teladyne LeCroy Z516 Exerciser. This first-of-its-kind interoperability demo is a testament to Synopsys' commitment to delivering reliable IP solutions.

Learn more about Synopsys CXL here

featured chalk talk

dsPIC33CH DSCs: Two dsPIC33Cs on a Single Chip
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Vijay Bapu from Microchip and Amelia Dalton explore the benefits of dual core digital signal controllers. They discuss the key specifications to keep in mind when it comes to single core and dual core DSCs and how you can reduce your development time, save board space and cost and keep the performance and isolation you need with Microchip’s dsPIC33CH DSCs.
Jan 24, 2023
8,373 views