editor's blog
Subscribe Now

EDPS (The Electronic Design Process Symposium) is Silicon Valley’s Hidden Gem, September 13-14, 2018

For twenty-five years, EDPS—the Electronic Design Process Symposium—has been probing the very limits of design. While it formerly took place in exotic locale of Sand City on Monterey Bay (an appropriate locale for a silicon-centric event, no?), this year it’s being held at the SEMI facility in Milpitas. The event has evolved; it’s focus expanded. In addition to the usual discussions of innovative and bleeding-edge design techniques, this year’s event includes sessions with expanded coverage of topics including:

Keynote speakers and their topics include:

  • The Deep Learning Revolution, Chris Rowen, CEO of BabbLabs
  • The IEEE Semiconductor and Heterogeneous Integration Roadmap, Andrew Kahng, Professor of CSE and ECE at UCSD
  • Building Startups to Successful Exit, Jim Hogan, Well-known Silicon Valley Venture Capitalist and Private Investor
  • Hardware-Based Security, Simon Johnson, Senior Principal Engineer at Intel

 

For more information about the EDPS 2018 event, click here.

For registration (discounted to $199 until August 31), click here. Hey, that’s a bargain price for a 2-day event in Silicon Valley.

 

 

Leave a Reply

featured blogs
Dec 7, 2023
Semiconductor chips must be designed faster, smaller, and smarter'”with less manual work, more automation, and faster production. The Training Webinar 'Flow Wrapping: The Cadence Cerebrus Intelligent Chip Explorer Must Have' was recently hosted with me, Krishna Atreya, Princ...
Dec 6, 2023
Explore standards development and functional safety requirements with Jyotika Athavale, IEEE senior member and Senior Director of Silicon Lifecycle Management.The post Q&A With Jyotika Athavale, IEEE Champion, on Advancing Standards Development Worldwide appeared first ...
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

While there is great interest in 3D-IC technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this paper to learn about design challenges, ecosystem requirements, and needed solutions. While various types of multi-die packages have been available for many years, this paper focuses on 3D integration and packaging of multiple stacked dies.

Click to read more

featured chalk talk

Medical Grade Power
Sponsored by Mouser Electronics and RECOM
In this episode of Chalk Talk, Amelia Dalton and Louis Bouche from RECOM explore the various design requirements for medical grade power supplies. They also examine the role that isolation and leakage current play in this arena and the solutions that RECOM offers in terms of medical grade power supplies.
Nov 9, 2023
3,342 views