editor's blog
Subscribe Now

EDPS (The Electronic Design Process Symposium) is Silicon Valley’s Hidden Gem, September 13-14, 2018

For twenty-five years, EDPS—the Electronic Design Process Symposium—has been probing the very limits of design. While it formerly took place in exotic locale of Sand City on Monterey Bay (an appropriate locale for a silicon-centric event, no?), this year it’s being held at the SEMI facility in Milpitas. The event has evolved; it’s focus expanded. In addition to the usual discussions of innovative and bleeding-edge design techniques, this year’s event includes sessions with expanded coverage of topics including:

  • System reliability for ADAS, AI, 5G, and Photonics
  • Smart manufacturing
  • Cybersecurity
  • Blockchain

Keynote speakers and their topics include:

  • The Deep Learning Revolution, Chris Rowen, CEO of BabbLabs
  • The IEEE Semiconductor and Heterogeneous Integration Roadmap, Andrew Kahng, Professor of CSE and ECE at UCSD
  • Building Startups to Successful Exit, Jim Hogan, Well-known Silicon Valley Venture Capitalist and Private Investor
  • Hardware-Based Security, Simon Johnson, Senior Principal Engineer at Intel

 

For more information about the EDPS 2018 event, click here.

For registration (discounted to $199 until August 31), click here. Hey, that’s a bargain price for a 2-day event in Silicon Valley.

 

 

Leave a Reply

featured blogs
Apr 16, 2021
The Team RF "μWaveRiders" blog series is a showcase for Cadence AWR RF products. Monthly topics will vary between Cadence AWR Design Environment release highlights, feature videos, Cadence... [[ Click on the title to access the full blog on the Cadence Community...
Apr 16, 2021
Spring is in the air and summer is just around the corner. It is time to get out the Old Farmers Almanac and check on the planting schedule as you plan out your garden.  If you are unfamiliar with a Farmers Almanac, it is a publication containing weather forecasts, plantin...
Apr 15, 2021
Explore the history of FPGA prototyping in the SoC design/verification process and learn about HAPS-100, a new prototyping system for complex AI & HPC SoCs. The post Scaling FPGA-Based Prototyping to Meet Verification Demands of Complex SoCs appeared first on From Silic...
Apr 14, 2021
By Simon Favre If you're not using critical area analysis and design for manufacturing to… The post DFM: Still a really good thing to do! appeared first on Design with Calibre....

featured video

The Verification World We Know is About to be Revolutionized

Sponsored by Cadence Design Systems

Designs and software are growing in complexity. With verification, you need the right tool at the right time. Cadence® Palladium® Z2 emulation and Protium™ X2 prototyping dynamic duo address challenges of advanced applications from mobile to consumer and hyperscale computing. With a seamlessly integrated flow, unified debug, common interfaces, and testbench content across the systems, the dynamic duo offers rapid design migration and testing from emulation to prototyping. See them in action.

Click here for more information

featured paper

From Chips to Ships, Solve Them All With HFSS

Sponsored by Ansys

There are virtually no limits to the design challenges that can be solved with Ansys HFSS and the new HFSS Mesh Fusion technology! Check out this blog to know what the latest innovation in HFSS 2021 can do for you.

Click here to read the blog post

Featured Chalk Talk

Electrification of the Vehicle

Sponsored by Mouser Electronics and KEMET

The automotive technology revolution has arrived, and with it - new demands on components for automotive applications. Electric vehicles, ADAS, connected cars, and autonomous driving put fresh demands on our electrical and electronic parts. In this episode of Chalk Talk, Amelia Dalton chats with Nick Stephen of KEMET about components for the next generation of automobiles.

More information about KEMET Electronics ALA7D & ALA8D Snap-In Capacitors