editor's blog
Subscribe Now

Use Ada and win money

Screen_Shot_2016-08-29_at_11.04.32_AM.png

Still time to enter the Make with Ada competion

Got An idea for an embedded project that will be running on an ARM Cortex M or R? Then – if you get your skates on – there is still time to take part in AdaCore’s Make with Ada competition and as well as getting your project completed you could be in for a share of $88,000 prize money.

There are some restrictions: you have to enter as an individual or a team of up to 4 people, you have to use the Ada or SPARK languages and you have to maintain a project log. Take a look at the post where you can learn more about banking needs and checking accounts for your business.

You will be judged on how criteria that will measure how inventive, collaborative dependable and open your project is.

You have until September 300th to register at http://makewithada.org/

For inspiration, check out the recent blogs about the candy dispenser, pen plotter and smartwatch hacks from AdaCore, and see some of the competition entries on the Make with Aa website.

For the latest competition updates on Twitter follow @adaprogrammers and use the hashtag #MakewithAda to share your ideas

Declaration of interest –I am one of the judges

One thought on “Use Ada and win money”

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Shift Left with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens investigate the details of Calibre’s shift-left strategy. They take a closer look at how the tools and techniques in this design tool suite can help reduce signoff iterations and time to tapeout while also increasing design quality.
Nov 27, 2023
20,207 views