editor's blog
Subscribe Now

Meet You in Brussels?

iStock_000090421179_Small.jpg

Imec, the Belgian research centre for nanoelectronics has an annual programme of Technology Forums. (Fora?) The European Flagship Forum is scheduled for the end of May and will be in Brussels.

With the theme, “Daring to Take a Different View—Nanotechnology in the Hot Seat,” the programme covers a wide range of topics, as you can expect from imec, with speakers from the top levels of a range of companies including, among others, Samsung, Mentor Graphics, ASM International, Infineon Technologies, GlobalFoundries, J&J Pharmaceuticals, Audi, Microsoft and imec itself. There are panel sessions and this year there is a new innovation – “Hot Seats” – where imec experts answer audience questions on a range of topics.

But as well as technology, there is another message, which I interpret as “Brussels is remaining in business.” I expect to see increased numbers of security people on the streets and in the Metro. But I, and I expect a significant number of others will be there to show solidarity as well as to hear technology. See you in Brussels?

http://www.itf2016.be/page.aspx/2090

Leave a Reply

featured blogs
Nov 30, 2023
No one wants to waste unnecessary time in the model creation phase when using a modeling software. Rather than expect users to spend time trawling for published data and tediously model equipment items one by one from scratch, modeling software tends to include pre-configured...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Power and Performance Analysis of FIR Filters and FFTs on Intel Agilex® 7 FPGAs

Sponsored by Intel

Learn about the Future of Intel Programmable Solutions Group at intel.com/leap. The power and performance efficiency of digital signal processing (DSP) workloads play a significant role in the evolution of modern-day technology. Compare benchmarks of finite impulse response (FIR) filters and fast Fourier transform (FFT) designs on Intel Agilex® 7 FPGAs to publicly available results from AMD’s Versal* FPGAs and artificial intelligence engines.

Read more

featured chalk talk

dsPIC33CH DSCs: Two dsPIC33Cs on a Single Chip
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Vijay Bapu from Microchip and Amelia Dalton explore the benefits of dual core digital signal controllers. They discuss the key specifications to keep in mind when it comes to single core and dual core DSCs and how you can reduce your development time, save board space and cost and keep the performance and isolation you need with Microchip’s dsPIC33CH DSCs.
Jan 24, 2023
36,806 views