editor's blog
Subscribe Now

Four weeks of argument over a second

Today (November 2nd) the International Telecommunication Union’s World Radiocommunication Conference meets in Geneva. It will run until the 27th and, apparently, during much of that time, there will be bitter arguments about the leap second. As we discussed in Just a Second https://www.eejournal.com/archives/articles/20150924-justasecond/ a few weeks ago, now that we measure the second using atomic frequencies, it is clear that the earth doesn’t rotate evenly, so, at relatively unpredictable times, a leap second is declared. This requires the administrators of a range of systems to tell the system to add the extra second. The first time a leap second was declared, there were serious problems. Supporters of the leap second claim that the problem is well understood and manageable, but opponents argue that now we don’t rely on the sun and stars for navigation, and use artificial satellites and the internet to share time signals, there is no need to take any risks. The arguments are summarised in IEEE Spectrum.  http://spectrum.ieee.org/tech-talk/computing/networks/leap-second-heads-into-fierce-debate

Leave a Reply

featured blogs
Feb 22, 2024
The new Cadence training website is online! This newly redesigned website provides an overview of our well-respected training methods and courses, plus offerings that might be new to you. Modern design and top-of-the-page navigation make it easy to find just what you need'”q...
Feb 15, 2024
This artist can paint not just with both hands, but also with both feet, and all at the same time!...

featured video

Shape The Future Now with Synopsys ARC-V Processor IP

Sponsored by Synopsys

Synopsys ARC-V™ Processor IP delivers the optimal power-performance-efficiency and extensibility of ARC processors with broad software and tools support from Synopsys and the expanding RISC-V ecosystem. Built on the success of multiple generations of ARC processor IP covering a broad range of processor implementations, including functional safety (FS) versions, the ARC-V portfolio delivers what you need to optimize and differentiate your SoC.

Learn more about Synopsys ARC-V RISC-V Processor IP

featured paper

Reduce 3D IC design complexity with early package assembly verification

Sponsored by Siemens Digital Industries Software

Uncover the unique challenges, along with the latest Calibre verification solutions, for 3D IC design in this new technical paper. As 2.5D and 3D ICs redefine the possibilities of semiconductor design, discover how Siemens is leading the way in verifying complex multi-dimensional systems, while shifting verification left to do so earlier in the design process.

Click here to read more

featured chalk talk

Switch to Simple with Klippon Relay
In this episode of Chalk Talk, Amelia Dalton and Lars Hohmeier from Weidmüller explore the what, where, and how of Weidmüller's extensive portfolio of Klippon relays. They investigate the pros and cons of mechanical relays, the benefits that the Klippon universal range of relays brings to the table, and how Weidmüller's digital selection guide can help you choose the best relay solution for your next design.
Sep 26, 2023
18,997 views