editor's blog
Subscribe Now

Bashing Bugs on SoCs

UltraSoC, the SOC debug company I wrote about a few weeks ago www.eejournal.com/archives/articles/20150728-ultrasoc/ is being pretty imaginative in their marketing. Today, they have launched a new whitepaper,  Performance  Monitoring  Using  UltraSoC by drawing attention to Apple’s delay in launching watchOS 2. All that is generally known is that the delay was caused “by a bug” which most news channels have assumed was purely a software issue. UltraSoc is speculating that it might have been something within the SoC that caused the problem. The company also draws attention to Samsung’s issues with the launch of the S6 phone and Land Rovers issues over doors unlocking.

Certainly any form of debugging of software running on a large complex SoC is fiendishly difficult, so you might want to download the whitepaper yourself from here. http://www.ultrasoc.com/wp-content/uploads/downloads/2015/09/Performance-Monitoring-Using-UltraSoC-White-Paper.pdf And you don’t have to register to get it. Well done UltraSoC.

Leave a Reply

featured blogs
Nov 30, 2023
No one wants to waste unnecessary time in the model creation phase when using a modeling software. Rather than expect users to spend time trawling for published data and tediously model equipment items one by one from scratch, modeling software tends to include pre-configured...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

TDK CLT32 power inductors for ADAS and AD power management

Sponsored by TDK

Review the top 3 FAQs (Frequently Asked Questions) regarding TDK’s CLT32 power inductors. Learn why these tiny power inductors address the most demanding reliability challenges of ADAS and AD power management.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

While there is great interest in 3D-IC technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this paper to learn about design challenges, ecosystem requirements, and needed solutions. While various types of multi-die packages have been available for many years, this paper focuses on 3D integration and packaging of multiple stacked dies.

Click to read more

featured chalk talk

Addressing the Challenges of Low-Latency, High-Performance Wi-Fi
In this episode of Chalk Talk, Amelia Dalton, Andrew Hart from Infineon, and Andy Ross from Laird Connectivity examine the benefits of Wi-Fi 6 and 6E, why IIoT designs are perfectly suited for Wi-Fi 6 and 6E, and how Wi-Fi 6 and 6E will bring Wi-Fi connectivity to a broad range of new applications.
Nov 17, 2023
1,694 views