editor's blog
Subscribe Now

Bashing Bugs on SoCs

UltraSoC, the SOC debug company I wrote about a few weeks ago www.eejournal.com/archives/articles/20150728-ultrasoc/ is being pretty imaginative in their marketing. Today, they have launched a new whitepaper,  Performance  Monitoring  Using  UltraSoC by drawing attention to Apple’s delay in launching watchOS 2. All that is generally known is that the delay was caused “by a bug” which most news channels have assumed was purely a software issue. UltraSoc is speculating that it might have been something within the SoC that caused the problem. The company also draws attention to Samsung’s issues with the launch of the S6 phone and Land Rovers issues over doors unlocking.

Certainly any form of debugging of software running on a large complex SoC is fiendishly difficult, so you might want to download the whitepaper yourself from here. http://www.ultrasoc.com/wp-content/uploads/downloads/2015/09/Performance-Monitoring-Using-UltraSoC-White-Paper.pdf And you don’t have to register to get it. Well done UltraSoC.

Leave a Reply

featured blogs
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Package Evolution for MOSFETs and Diodes
Sponsored by Mouser Electronics and Vishay
A limiting factor for both MOSFETs and diodes is power dissipation per unit area and your choice of packaging can make a big difference in power dissipation. In this episode of Chalk Talk, Amelia Dalton and Brian Zachrel from Vishay investigate how package evolution has led to new advancements in diodes and MOSFETs including minimizing package resistance, increasing power density, and more! They also explore the benefits of using Vishay’s small and efficient PowerPAK® and eSMP® packages and the migration path you will need to keep in mind when using these solutions in your next design.
Jul 10, 2023
31,736 views