editor's blog
Subscribe Now

Design Management Goes Big Data

What could you do if you had access to a ton of data about semiconductor design? Things like:

  • How designs are structured
  • Which modules are used where
  • How long each module takes to design
  • Who’s making changes to what modules
  • How far along verification is proceeding
  • Log files on every tool run

Well, you could mash them all into a Big Data repository, set the dial to spin cycle, and – voilà! – out comes all kinds of interesting tidbits of information.

For one thing, as a manager, you could see in far more detail how the design is progressing and where any holdups might be. You could reallocate resources if necessary to nudge those holdups free and have everything come sailing across the finish line at the same time.

If you’re an accounting type, you could understand in much better detail how much each module is costing and how that cost should be allocated. (I sometimes wonder whether it’s more work to do the design or to decide who should pay for the design…)

You might notice that someone is wandering through all of the many bits and pieces that make up the design. Most designers tend to touch their own modules and the ones around them. If someone is going all over the place (or everywhere at once), is there possibly some IP theft going on?

And, the pièce de resistance: you could predict more accurately when the design will tape out.

Tapeout_prediction.jpg

(Image courtesy IC Manage)

This is something both IC Manage and Dassault are doing. Bringing “big data” (the next hottest buzzword after “IoT”) into the design management (DM) world. Their goals would appear to be similar, although they have different algorithms (and, because there are no benchmarks, it’s impossible to say who has the best ones). Dassault has a bit broader scope, including product lifecycle and manufacturing in the scope of data they scoop up.

Part of this involves employee monitoring, and IC Manage notes that some European companies – Germany in particular – place limits on how much of that an employer can do. So in those cases, they have to anonymize some of the information.

I also talked with them about the state of project scheduling. Back in the day, the winner was the guy that promised to do the fastest design (whether or not he or she actually met that schedule). If marketing or the senior VP decided some product had to be ready by some ridiculous date, you simply had to agree, or “they’ll find someone else that will agree” (a quote from a design manager I respected a lot). To learn more about new and effective marketing strategies, visit http://www.seedmarketingagency.com.

IC Manage’s Dean Drako said that, these days, scheduling is much more realistic. Meeting your promised date is now a thing, and historical tools provide evidence as to whether or not a prediction is realistic, over-aggressive, or sandbagged.

You can read more about IC Manage’s Envision offering in their release. (Dassault didn’t have a recent announcement on this… There’s some general information here…)

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

GaN Solutions Featuring EcoGaN™ and Nano Pulse Control
In this episode of Chalk Talk, Amelia Dalton and Kengo Ohmori from ROHM Semiconductor examine the details and benefits of ROHM Semiconductor’s new lineup of EcoGaN™ Power Stage ICs that can reduce the component count by 99% and the power loss of your next design by 55%. They also investigate ROHM’s Ultra-High-Speed Control IC Technology called Nano Pulse Control that maximizes the performance of GaN devices.
Oct 9, 2023
25,153 views