editor's blog
Subscribe Now

Design Management Goes Big Data

What could you do if you had access to a ton of data about semiconductor design? Things like:

  • How designs are structured
  • Which modules are used where
  • How long each module takes to design
  • Who’s making changes to what modules
  • How far along verification is proceeding
  • Log files on every tool run

Well, you could mash them all into a Big Data repository, set the dial to spin cycle, and – voilà! – out comes all kinds of interesting tidbits of information.

For one thing, as a manager, you could see in far more detail how the design is progressing and where any holdups might be. You could reallocate resources if necessary to nudge those holdups free and have everything come sailing across the finish line at the same time.

If you’re an accounting type, you could understand in much better detail how much each module is costing and how that cost should be allocated. (I sometimes wonder whether it’s more work to do the design or to decide who should pay for the design…)

You might notice that someone is wandering through all of the many bits and pieces that make up the design. Most designers tend to touch their own modules and the ones around them. If someone is going all over the place (or everywhere at once), is there possibly some IP theft going on?

And, the pièce de resistance: you could predict more accurately when the design will tape out.

Tapeout_prediction.jpg

(Image courtesy IC Manage)

This is something both IC Manage and Dassault are doing. Bringing “big data” (the next hottest buzzword after “IoT”) into the design management (DM) world. Their goals would appear to be similar, although they have different algorithms (and, because there are no benchmarks, it’s impossible to say who has the best ones). Dassault has a bit broader scope, including product lifecycle and manufacturing in the scope of data they scoop up.

Part of this involves employee monitoring, and IC Manage notes that some European companies – Germany in particular – place limits on how much of that an employer can do. So in those cases, they have to anonymize some of the information.

I also talked with them about the state of project scheduling. Back in the day, the winner was the guy that promised to do the fastest design (whether or not he or she actually met that schedule). If marketing or the senior VP decided some product had to be ready by some ridiculous date, you simply had to agree, or “they’ll find someone else that will agree” (a quote from a design manager I respected a lot). To learn more about new and effective marketing strategies, visit http://www.seedmarketingagency.com.

IC Manage’s Dean Drako said that, these days, scheduling is much more realistic. Meeting your promised date is now a thing, and historical tools provide evidence as to whether or not a prediction is realistic, over-aggressive, or sandbagged.

You can read more about IC Manage’s Envision offering in their release. (Dassault didn’t have a recent announcement on this… There’s some general information here…)

Leave a Reply

featured blogs
Jul 1, 2022
We all look for 100% perfection and want to turn our dreams (expectations) into reality as far as we can. Are you also looking for a magic wand to turn expectation into reality? The story applies to... ...
Jun 30, 2022
Learn how AI-powered cameras and neural network image processing enable everything from smartphone portraits to machine vision and automotive safety features. The post How AI Helps Cameras See More Clearly appeared first on From Silicon To Software....
Jun 28, 2022
Watching this video caused me to wander off into the weeds looking at a weird and wonderful collection of wheeled implementations....

featured video

Synopsys USB4 PHY Silicon Correlation with Keysight ADS Simulation

Sponsored by Synopsys

This video features Synopsys USB4 PHY IP showing silicon correlation with IBIS-AMI simulation using Keysight PathWave ADS.

Learn More

featured paper

Addressing high-voltage design challenges with reliable and affordable isolation tech

Sponsored by Texas Instruments

Check out TI’s new white paper for an overview of galvanic isolation techniques, as well as how to improve isolated designs in electric vehicles, grid infrastructure, factory automation and motor drives.

Click to read more

featured chalk talk

"Scalable Power Delivery" for High-Performance ASICs, SoCs, and xPUs

Sponsored by Infineon

Today’s AI and Networking applications are driving an exponential increase in compute power. When it comes to scaling power for these kinds of applications with next generation chipsets, we need to keep in mind package size constraints, dynamic current balancing, and output capacitance. In this episode of Chalk Talk, Mark Rodrigues from Infineon joins Amelia Dalton to discuss the system design challenges with increasing power density for next generation chipsets, the benefits that phase paralleling brings to the table, and why Infineon’s best in class transient performance with XDP architecture and Trans Inductor Voltage Regulator can help power  your next high performance ASIC, SoC or xPU design.

Click here for more information about computing and data storage from Infineon