editor's blog
Subscribe Now

Design Management Goes Big Data

What could you do if you had access to a ton of data about semiconductor design? Things like:

  • How designs are structured
  • Which modules are used where
  • How long each module takes to design
  • Who’s making changes to what modules
  • How far along verification is proceeding
  • Log files on every tool run

Well, you could mash them all into a Big Data repository, set the dial to spin cycle, and – voilà! – out comes all kinds of interesting tidbits of information.

For one thing, as a manager, you could see in far more detail how the design is progressing and where any holdups might be. You could reallocate resources if necessary to nudge those holdups free and have everything come sailing across the finish line at the same time.

If you’re an accounting type, you could understand in much better detail how much each module is costing and how that cost should be allocated. (I sometimes wonder whether it’s more work to do the design or to decide who should pay for the design…)

You might notice that someone is wandering through all of the many bits and pieces that make up the design. Most designers tend to touch their own modules and the ones around them. If someone is going all over the place (or everywhere at once), is there possibly some IP theft going on?

And, the pièce de resistance: you could predict more accurately when the design will tape out.

Tapeout_prediction.jpg

(Image courtesy IC Manage)

This is something both IC Manage and Dassault are doing. Bringing “big data” (the next hottest buzzword after “IoT”) into the design management (DM) world. Their goals would appear to be similar, although they have different algorithms (and, because there are no benchmarks, it’s impossible to say who has the best ones). Dassault has a bit broader scope, including product lifecycle and manufacturing in the scope of data they scoop up.

Part of this involves employee monitoring, and IC Manage notes that some European companies – Germany in particular – place limits on how much of that an employer can do. So in those cases, they have to anonymize some of the information.

I also talked with them about the state of project scheduling. Back in the day, the winner was the guy that promised to do the fastest design (whether or not he or she actually met that schedule). If marketing or the senior VP decided some product had to be ready by some ridiculous date, you simply had to agree, or “they’ll find someone else that will agree” (a quote from a design manager I respected a lot).

IC Manage’s Dean Drako said that, these days, scheduling is much more realistic. Meeting your promised date is now a thing, and historical tools provide evidence as to whether or not a prediction is realistic, over-aggressive, or sandbagged.

You can read more about IC Manage’s Envision offering in their release. (Dassault didn’t have a recent announcement on this… There’s some general information here…)

Leave a Reply

featured blogs
Jan 22, 2021
Amidst an ongoing worldwide pandemic, Samtec continues to connect with our communities. As a digital technology company, we understand the challenges and how uncertain times have been for everyone. In early 2020, Samtec Cares suspended its normal grant cycle and concentrated ...
Jan 22, 2021
I was recently introduced to the concept of a tray that quickly and easily attaches to your car'€™s steering wheel (not while you are driving, of course). What a good idea!...
Jan 22, 2021
This is my second post about this year's CES. The first was Consumer Electronics Show 2021: GM, Intel . AMD The second day of CES opened with Lisa Su, AMD's CEO, presenting. AMD announced new... [[ Click on the title to access the full blog on the Cadence Community...
Jan 20, 2021
Explore how EDA tools & proven IP accelerate the automotive design process and ensure compliance with Automotive Safety Integrity Levels & ISO requirements. The post How EDA Tools and IP Support Automotive Functional Safety Compliance appeared first on From Silicon...

featured paper

Overcoming Signal Integrity Challenges of 112G Connections on PCB

Sponsored by Cadence Design Systems

One big challenge with 112G SerDes is handling signal integrity (SI) issues. By the time the signal winds its way from the transmitter on one chip to packages, across traces on PCBs, through connectors or cables, and arrives at the receiver, the signal is very distorted, making it a challenge to recover the clock and data-bits of the information being transferred. Learn how to handle SI issues and ensure that data is faithfully transmitted with a very low bit error rate (BER).

Click here to download the whitepaper

Featured Chalk Talk

Accelerate the Integration of Power Conversion with microBUCK® and microBRICK™

Sponsored by Mouser Electronics and Vishay

In the world of power conversion, multi-chip packaging, thermal performance, and power density can make all of the difference in the success of your next design. In this episode of Chalk Talk, Amelia Dalton chats with Raymond Jiang about the trends and challenges in power delivery and how you can leverage the unique combination of discrete MOSFET design, IC expertise, and packaging capability of Vishay’s microBRICK™and microBUCK® integrated voltage regulators.

Click here for more information about Vishay microBUCK® and microBRICK™ DC/DC Regulators