editor's blog
Subscribe Now

Ayla’s Mobile App Platform

iStock_000005975097_Small.jpgBaking is more of a science than other types of cooking. Cakes can be particularly tricky to get just right when it comes to structure and texture. Skilled bakers can assemble an amazing cake from bare ingredients, but your average household cook or baker may find that more difficult. Instead, they can purchase cake mixes, with all the ingredients included in the right proportions. They just add a few key liquid ingredients, mix, bake, and decorate. Much easier and faster, and less chance of error.

You may remember Ayla Networks from coverage almost exactly two years ago. They had the first Internet of Things (IoT) platform that I was aware of, with end-to-end provisioning of everything you need to build an IoT network.

Well, they’ve just recently come back with an addition to their offering, intended to make it easier to build phone apps.

Up to now, they’ve provided a set of libraries that programmers can access for building apps. This works, but the challenge, they say, is that it requires relatively sophisticated programmers that know their way around the bits and bobs involved in stitching together a working, robust phone app. The cost, including hiring a contract programmer, can be on the order of $300,000 when all is said and done.

For large companies with internal development teams, these libraries can be manageable. And it certainly permits the highest level of differentiation. But for smaller companies, or for teams trying to get something out there as soon as possible, it can be a barrier.

So, in addition to these libraries, Ayla has announced their Agile Mobile Application Platform. (Yes, another platform.) What they’ve done in this case is to pre-build application modules so that much of the app work is done ahead of time. By Ayla’s reckoning, they’re about 85% complete. You still need to assemble them and “skin” them, as it were, to provide the look, feel, and branding you’re after.

But the idea is that you can do this with a less sophisticated programmer and, overall, cut your investment in half. And you can get a working app in only a couple of days.

The pre-built capabilities include:

  • User Registration
  • Sign in
  • Password recovery
  • WifiSetup
  • Zigbee Node Setup
  • Apple HomeKitSetup (iOS)
  • Device Cloud Registration
  • Property Manipulation
  • Schedule Creation
  • Schedule Manipulation
  • Timer Setup
  • Push Notification Setup
  • Account Information Editing
  • Device Removal

The cost involves an up-front fee to license the software and then ongoing maintenance fees. There is no per-unit royalty or run-time license (if you stop paying maintenance, your devices won’t all stop running).

You can find more in their announcement.

Leave a Reply

featured blogs
Nov 27, 2023
Most design teams use the schematic-driven connectivity-aware environment of Virtuoso Layout XL. However, due to the reuse of legacy designs, third-party tools, and the flexibility of the Virtuoso platform, a design can lose binding and connectivity. Despite the layout being ...
Nov 27, 2023
Qualcomm Technologies' SVP, Durga Malladi, talks about the current benefits, challenges, use cases and regulations surrounding artificial intelligence and how AI will evolve in the near future....
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

While there is great interest in 3D-IC technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this paper to learn about design challenges, ecosystem requirements, and needed solutions. While various types of multi-die packages have been available for many years, this paper focuses on 3D integration and packaging of multiple stacked dies.

Click to read more

featured chalk talk

The Future of Intelligent Devices is Here
Sponsored by Alif Semiconductor
In this episode of Chalk Talk, Amelia Dalton and Henrik Flodell from Alif Semiconductor explore the what, where, and how of Alif’s Ensemble 32-bit microcontrollers and fusion processors. They examine the autonomous intelligent power management, high on-chip integration and isolated security subsystem aspects of these 32-bit microcontrollers and fusion processors, the role that scalability plays in this processor family, and how you can utilize them for your next embedded design.
Aug 9, 2023
13,483 views