editor's blog
Subscribe Now

New Toy in the Sandpit

EDA Playground is a neat idea. From your browser you can simulate chunks of SystemVerilog, Verilog, VHDL, C++, SystemC and other HDLs, using Aldec and Cadence tools. The idea is you can learn about the tools, evaluate and share code, develop and share small prototypes, and generally have a fun time – if playing with EDA design is your idea of fun. And it is free.

Now EDA training company, Doulos, which acquired EDA Playground earlier this year, is adding Synopsys’ VCS verification tool providing another dimension to the Playground.

The EDA Playground was the brainchild of Victor Lyuboslavsky of Victor EDA, Inc and Doulos is planning more extensions to the toy box as part of its plans to extend the established classroom-based training with more on-line material.

17 thoughts on “New Toy in the Sandpit”

  1. Pingback: ppg reguler
  2. Pingback: DMPK Studies
  3. Pingback: YouJizz
  4. Pingback: zd porn
  5. Pingback: TS Escorts
  6. Pingback: agen bola sbobet
  7. Pingback: Law Diyala
  8. Pingback: Cheap

Leave a Reply

featured blogs
Dec 8, 2023
Read the technical brief to learn about Mixed-Order Mesh Curving using Cadence Fidelity Pointwise. When performing numerical simulations on complex systems, discretization schemes are necessary for the governing equations and geometry. In computational fluid dynamics (CFD) si...
Dec 7, 2023
Explore the different memory technologies at the heart of AI SoC memory architecture and learn about the advantages of SRAM, ReRAM, MRAM, and beyond.The post The Importance of Memory Architecture for AI SoCs appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Power and Performance Analysis of FIR Filters and FFTs on Intel Agilex® 7 FPGAs

Sponsored by Intel

Learn about the Future of Intel Programmable Solutions Group at intel.com/leap. The power and performance efficiency of digital signal processing (DSP) workloads play a significant role in the evolution of modern-day technology. Compare benchmarks of finite impulse response (FIR) filters and fast Fourier transform (FFT) designs on Intel Agilex® 7 FPGAs to publicly available results from AMD’s Versal* FPGAs and artificial intelligence engines.

Read more

featured chalk talk

Megawatt Chargers in Electric Commercial Vehicle Infrastructure
In order to move forward with the large-scale implementation of commercial electric vehicles, we need to consider efficiency, availability, reliability, and longevity for the mega-watt chargers required for these applications. In this episode of Chalk Talk, Dr. Martin Schulz from Littelfuse joins Amelia Dalton to discuss the infrastructure demands of electric commercial vehicles, the role that galvanic isolation plays here and why thyristors may be a great choice for the future of electric commercial vehicles.
Jan 17, 2023
38,324 views