EEJournal

editor's blog
Subscribe Now
April 17, 2015

AMD Pulls the Plug on SeaMicro

by Jim Turley

One-third of a billion dollars doesn’t go as far as it used to. AMD acquired SeaMicro in 2012 for $334 million, hoping to jump into the hot (at the time) market for “microservers,” machines that use a lot of small microprocessors instead of just a few big ones. Now, AMD has killed off the entire product line and reassigned the staff.

SeaMicro wasn’t one of the many ARM-based server startups. Instead, it used small x86 processors to make its microservers, an obvious selling point for AMD. Nevertheless, AMD is moving forward with its ARM-based server chips, including the upcoming Opteron A1100. But SeaMicro’s x86 machines never seemed to catch fire, and decided to pull the plug.

The announcement came abruptly, in the midst of the company’s quarterly financial earnings report. There was zero notice, at least to outsiders. The SeaMicro website now has just a single page, with one link to contact tech support. Good luck with that.

Leave a Reply

featured blogs
Make a DATE with the Young People Programme
Dec 7, 2023
Building on the success of previous years, the 2024 edition of the DATE (Design, Automation and Test in Europe) conference will once again include the Young People Programme. The largest electronic design automation (EDA) conference in Europe, DATE will be held on 25-27 March...
More from Cadence...
The Importance of Memory Architecture for AI SoCs
Dec 7, 2023
Explore the different memory technologies at the heart of AI SoC memory architecture and learn about the advantages of SRAM, ReRAM, MRAM, and beyond.The post The Importance of Memory Architecture for AI SoCs appeared first on Chip Design....
More from Synopsys...
A Haunting World Underwater
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....
More from Max's Cool Beans...

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

While there is great interest in 3D-IC technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this paper to learn about design challenges, ecosystem requirements, and needed solutions. While various types of multi-die packages have been available for many years, this paper focuses on 3D integration and packaging of multiple stacked dies.

Click to read more

featured chalk talk

Megawatt Chargers in Electric Commercial Vehicle Infrastructure
Sponsored by Mouser Electronics and Littelfuse
In order to move forward with the large-scale implementation of commercial electric vehicles, we need to consider efficiency, availability, reliability, and longevity for the mega-watt chargers required for these applications. In this episode of Chalk Talk, Dr. Martin Schulz from Littelfuse joins Amelia Dalton to discuss the infrastructure demands of electric commercial vehicles, the role that galvanic isolation plays here and why thyristors may be a great choice for the future of electric commercial vehicles.
Click here for more information about IXYS Phase Control Thyristors
Jan 17, 2023
38,222 views