editor's blog
Subscribe Now

Switching Power Supplies Revamped

Bric_pic.jpgA big change is coming to a power supply near you.

At least, that’s what Semitrex is promising with their new TRONIUM family of power supply systems on a chip (PSSoCs). They’re doing some things differently, resulting in lower-power – and, in particular, lower-“vampire”-power – bricks.

The first difference is that they’re going capacitive; there’s no transformer. How do they handle breakdown issues? By using a cascade of smaller capacitors (which they say also reduces electromagnetic interference (EMI) ). They have an array, and they pick the caps to suit the necessary breakdown.

They haven’t been able to completely eliminate inductors, since the high-current caps they need require non-standard processing (apparently, the breakdown voltage is tied to RDSon, and they need to decouple that). They’re working with fabs on that one. So the caps are used for “pre-regulation.”

The second big change is how they do the sensing needed for control. These switching converters use pulse-width modulation to control the in/out voltage ratio, and – for no good reason, according to Semitrex – the sensing required for that control loop has traditionally been on the secondary side.

These more traditional units used transformers for isolation, meaning the primary and secondary side were  mutually isolated. The control is on the primary side, so you need a way to get the secondary sense signal back across the transformer without an electrical connection; this was typically done with an opto-isolator.

Instead, Semitrex is doing the sensing on the primary side. This eliminates several components from the bill of materials. (Although, if there’s no transformer, there isn’t isolation … some of these details and diagrams are pending their filing of patents, so not all is clear.)

Finally, they’ve integrated most everything into a single module, reducing the number of external components required. The algorithms are built in (they have a state machine for low-level  control and a microprocessor for higher-level algorithms). This saves cost, hassle, and lowers power.

They’re targeting supplies in the 10-100-W range, 50-500 mA. They claim less than 1 mW of standby power, and the chip can respond to a load in 3-5 ns. You can think of the standby power as the vampire power when it’s sitting around doing nothing useful. For comparison, Semitrex says that today’s idle power supplies can burn more than 100 mW (100 mW is apparently an upcoming US Dept. of Energy efficiency standard that they say many supplies today cannot meet).

You can read more in their announcement.

 

PS They tried to put some pronunciation help in the press release, but I have to confess that it confused me more than helping. They use stress marks, but indicate primary stress on the first and second syllables (you can’t have primary stress on more than one syllable), and then they show the middle syllable in caps – another way to indicate primary stress. They also have a double-stress mark on the last syllable… that would normally mean extra stress, which can’t be right. If I ignore the stress marks, then it’s “tron-EE-um.” If that’s the case, I’m not sure that will stick – my guess is that, without hearing it, everyone is going to say “TROH-nee-um.” (Or, more formally, “’tron-i-um” or “tron’-i-um”, depending on whether you pre- or-post-mark stress… seems both ways are done…) But I digress…

Leave a Reply

featured blogs
Nov 23, 2022
The current challenge in custom/mixed-signal design is to have a fast and silicon-accurate methodology. In this blog series, we are exploring the Custom IC Design Flow and Methodology stages. This methodology directly addresses the primary challenge of predictability in creat...
Nov 22, 2022
Learn how analog and mixed-signal (AMS) verification technology, which we developed as part of DARPA's POSH and ERI programs, emulates analog designs. The post What's Driving the World's First Analog and Mixed-Signal Emulation Technology? appeared first on From Silicon To So...
Nov 21, 2022
By Hossam Sarhan With the growing complexity of system-on-chip designs and technology scaling, multiple power domains are needed to optimize… ...
Nov 18, 2022
This bodacious beauty is better equipped than my car, with 360-degree collision avoidance sensors, party lights, and a backup camera, to name but a few....

featured video

Maximizing Power Savings During Chip Implementation with Dynamic Refresh of Vectors

Sponsored by Synopsys

Drive power optimization with actual workloads and continually refresh vectors at each step of chip implementation for maximum power savings.

Learn more about Energy-Efficient SoC Solutions

featured paper

Algorithm Verification with FPGAs and ASICs

Sponsored by MathWorks

Developing new FPGA and ASIC designs involves implementing new algorithms, which presents challenges for verification for algorithm developers, hardware designers, and verification engineers. This eBook explores different aspects of hardware design verification and how you can use MATLAB and Simulink to reduce development effort and improve the quality of end products.

Click here to read more

featured chalk talk

Powering Servers and AI with Ultra-Efficient IPOL Voltage Regulators

Sponsored by Infineon

For today’s networking, telecom, server, and enterprise storage applications, power efficiency and power density are crucial components to the success of their power management. In this episode of Chalk Talk, Amelia Dalton and Dr. Davood Yazdani from Infineon chat about the details of Infineon’s ultra-efficient integrated point of load voltage regulators. Davood and Amelia take a closer look at the operation of these integrated point of load voltage regulators and why using the Infineon OptiMOS 5 FETs combined with the Infineon Fast Constant On Time controller engine make them a great solution for your next design.

Click here for more information about Integrated POL Voltage Regulators