editor's blog
Subscribe Now

PNI’s Wearable (and IoT) Dev Kit

Wearables are hot these days, and PNI Sensor sees a good fit in that space for their SENtral chip. They’ve bundled it into what they call their SENtrode, together with appropriate algorithms.

Wearable_Sde_By_Side.jpgThey’re even working their own heart-rate monitoring algorithms – evidently a particularly difficult task when you’re in motion (which you are likely to be with a wearable). Good heart-rate monitors have proven challenging to create – unless you go with the golden reference of a chest strap, which isn’t exactly comfortable or convenient. They’re hoping to crack that nut with their own approach.

While there’s focus on wearables, they actually launched two versions: one in a bracelet-sized form factor (the wearable one), and then one optimized and housed in a fashion more appropriate to internet-of-things (IoT) gadgets. (Although, realistically, wearables are part of the IoT – or perhaps the Internet of Clothing and Accessories…)

IoT_Dev_Kit.jpgThe features differ somewhat between the two versions. The IoT one swaps humidity sensing for the heart-rate monitor. The algorithms swap barometric pressure and humidity for altitude and motion-compensated heart rate.

Of course, there’s one parameter that tends to trump all others, particularly in a wearable: power. The SENtrode solution runs at about 380 µW. Honestly, it’s a bit hard to compare, however, since numbers don’t tell the whole story. For example, Quicklogic’s numbers may come in lower, but PNI says that they don’t have a floating point unit and that their algorithms are less sophisticated.

Makes me wonder whether we need some serious work on sensor power benchmarking… EEMBC perhaps?

This is a development kit; they’re releasing the software, the schematics, the whole shebang. It’s also modular so that parts can be swapped out. It’s expected that a developer will be optimizing hardware for a specific application.

You can find more detail in their release.

 

(Images courtesy PNI Sensor.)

Leave a Reply

featured blogs
Apr 23, 2024
The automotive industry's transformation from a primarily mechanical domain to a highly technological one is remarkable. Once considered mere vehicles, cars are now advanced computers on wheels, embodying the shift from roaring engines to the quiet hum of processors due ...
Apr 22, 2024
Learn what gate-all-around (GAA) transistors are, explore the switch from fin field-effect transistors (FinFETs), and see the impact on SoC design & EDA tools.The post What You Need to Know About Gate-All-Around Designs appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

ROHM's 4th Generation SiC MOSFET
In this episode of Chalk Talk, Amelia Dalton and Ming Su from ROHM Semiconductor explore the benefits of the ROHM’s 4th generation of silicon carbide MOSFET. They investigate the switching performance, capacitance improvement, and ease of use of this new silicon carbide MOSFET family.
Jun 26, 2023
34,133 views