EEJournal

editor's blog
Subscribe Now
January 29, 2015

World’s Smallest Chess Program

by Bryon Moyer

Chess is tough, right? It’s a complicated game. Just explaining the rules can take hours, or hundreds of pages, and that’s before you get into subtle strategies. Mastering chess can be the work of a lifetime.

So how did a French kid write a fully featured chess program in just 487 bytes of code? Not 487 MB. Not even 487 KB. It’s four hundred and eighty-seven bytes of code. And it plays chess. This kid is good.

In case you’re wondering, the previous record holder for smallest chess program was Sinclair ZX1 Chess, which weighed in at 672 bytes, a tiny chess record it held for 33 years. There’s also Tiny Chess, a 1251-byte program. It offers graphics (as opposed to ASCII art), but since it’s written in Javascript, it’s not technically a standalone program, requiring megabytes of overhead to run.

 

Leave a Reply

featured blogs
Full-Day Marine CFD Workshop at SMM Maritime Trade Fair in Germany
Jul 5, 2022
The 30th edition of SMM , the leading international maritime trade fair, is coming soon. The world of shipbuilders, naval architects, offshore experts and maritime suppliers will be gathering in... ...
More from Cadence...
Q&A with Luca Amaru, Logic Synthesis Guru and DAC Under-40 Innovators Honoree
Jul 5, 2022
By Editorial Team The post Q&A with Luca Amaru, Logic Synthesis Guru and DAC Under-40 Innovators Honoree appeared first on From Silicon To Software....
More from Synopsys...
You Can’t Reinvent the Wheel (Or Can You?)
Jun 28, 2022
Watching this video caused me to wander off into the weeds looking at a weird and wonderful collection of wheeled implementations....
More from Max's Cool Beans...

featured video

Demo: Achronix Speedster7t 2D NoC vs. Traditional FPGA Routing

Sponsored by Achronix

This demonstration compares an FPGA design utilizing Achronix Speedster7t 2D Network on Chip (NoC) for routing signals with the FPGA device, versus using traditional FPGA routing. The 2D NoC provides a 40% reduction in logic resources required with 40% less compile time needed versus using traditional FPGA routing. Speedster7t FPGAs are optimized for high-bandwidth workloads and eliminate the performance bottlenecks associated with traditional FPGAs.

Subscribe to Achronix's YouTube channel for the latest videos on how to accelerate your data using FPGAs and eFPGA IP

featured paper

3 key considerations for your next-generation HMI design

Sponsored by Texas Instruments

Human-Machine Interface (HMI) designs are evolving. Learn about three key design considerations for next-generation HMI and find out how low-cost edge AI, power-efficient processing and advanced display capabilities are paving the way for new human-machine interfaces that are smart, easily deployable, and interactive.

Click to read more

featured chalk talk

IsoMOV

Sponsored by Mouser Electronics and Bourns

Today, your circuit protection device needs to be versatile, handling a wide range of conditions with long-life low capacitance, low leakage, and state-of-the-art energy handling density. In this episode of Chalk Talk, Amelia Dalton chats with Paul Smith from Bourns about IsoMOV - a new integrated circuit protection that brings together the most important circuit protection capabilities in one efficient package.

Click here for more information about Bourns IsoMOV™ Series Hybrid Protection Component