editor's blog
Subscribe Now

Monolithic Plastic… Or Not

With semiconductors, we have this expectation that, at some future time, we’ll be able to integrate everything onto a single chip. Analog, digital, MEMS… you name it.

And, theoretically, we will be able to. In fact, we probably can now. Do we? Nope. And it’s even less likely as we keep moving forward.

Why? Because the most advanced wafers are freakin’ expensive. If there’s a bunch of your stuff that will work at 28 or 180 nm, you’re going to do that because it’s so much cheaper than, say, 14 nm. And if the different components have different yields, then you don’t want to be throwing away large chunks of expensive good silicon because one small area is bad. So you’ll use the cheapest possible process for each element, and then bring the individual tested chips together on an interposer of some sort – or maybe even stack 3D – and call it good.

Yield makes a big difference here. If you think about what InvenSense does with their gyroscopes, for example, they take a MEMS wafer and an ASIC waver and mate them face-to-face. That means that you may end up throwing away a good MEMS die if it happens to mate with a failing ASIC die – and vice versa. So the only way this works is if the yield is high enough to make such loss negligible. If that’s not the case, then you want to test and singulate the wafers independently and co-package only the good units.

So… that’s semiconductors, over there in that corner. Over here in this other corner, we have printed electronics. Whole different ballgame. And it brings with it the promise of printing entire systems in a single roll-to-roll printing pass.

Or… maybe not.

I had a conversation with Thinfilm at last November’s IDTechEx show. They make a wide variety of memories and other components printed on plastic, you could consider doing the same for your business with something like ldpe sheets from a plastic manufacture. Their first generation was roll-to-roll memory for “consumables” – things that will be used and then discarded, like labels*. And it was printed on rolls 12” x 1 km.

The second generation, however, has more than just memory. There may be sensors and radios, such as are on their sensor labels.

But these are no longer printed in a single pass on a long roll. In fact, some of it isn’t even roll-to-roll. And some of the components, at present (like passives), aren’t even printed; they’re discrete.

Why not just do them all together? Same reason as we don’t with semiconductors: yield. If you commit everything together, then you may end up throwing away lots of good stuff due to a little bit of bad stuff. So their printed subsystems are manufactured and tested – in three different locations (Korea, Sweden, and San Jose), and then these are mounted on a plastic substrate with printed connections. This last step is a sheet process, not roll-to-roll.

Thinfilm_image_cr.jpgMight this eventually evolve, as yields improve, to higher levels of integration? Yes, they say. But there’s always going to be a leading edge, and leading edges tend not to yield as well as established processes. So any product incorporating aggressive, novel technology is likely to be pieced together.

In other words, we’re unlikely ever to be working solely on a fully-integrated roll-to-roll basis.

You can find out more about Thinfilm here.

Meanwhile, there’s  whole different reason for resisting integration that we’ll talk about in a few days

 

 

*The military also uses the word “consumable” as a quaint euphemism for ammunition – hardware that will be used once and then be, shall we say, taken out of action. And “smart” versions of such hardware will have electronics on them.

 

(Image courtesy Thinfilm.)

Leave a Reply

featured blogs
Apr 16, 2024
The accelerated innovations in semiconductor design have raised customers' expectations of getting smaller, faster, high-quality SoCs at lower costs. However, as a result, the SoC designs are getting complex, resulting in intricate design simulations and explosive data g...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

ROHM Automotive Intelligent Power Device (IPD)
Modern automotive applications require a variety of circuit protections and functions to safeguard against short circuit conditions. In this episode of Chalk Talk, Amelia Dalton and Nick Ikuta from ROHM Semiconductor investigate the details of ROHM’s Automotive Intelligent Power Device, the role that ??adjustable OCP circuit and adjustable OCP mask time plays in this solution, and the benefits that ROHM’s Automotive Intelligent Power Device can bring to your next design.
Feb 1, 2024
10,389 views