editor's blog
Subscribe Now

Job Openings at AMD

Looking for new career opportunities in management? You might try AMD. The big chipmaker just whacked three of its top executives: the General Manager of Computing & Graphics, John Byrne; Chief Marketing Officer, Colette LaForce; and Chief Strategy Officer, Raj Naik. That’s three immediate vacancies in Mahogany Row.

The company isn’t entirely decimated. The heads of HR, Legal, and Operations are still there. And the CTO (Mark Papermaster) and CFO (Devinder Kumar) just got retention bonuses, in the form of new incentive stock options that vest in a couple of years. Issuing them bonuses while their colleagues walked out the door suggests that Papermaster and/or Kumar might have been a bit loose in the saddle, too, and AMD CEO Lisa Su wanted to make sure they stayed put. 

The departures came immediately after the last day of CES in Las Vegas, usually a sign that the partings were fairly amicable. If you’d wanted to torpedo your former empoyer on the way out the door, there’s no better way than to quit in the middle of a big trade show. That the announcements came afterwards shows that everyone behaved professionally.

Leave a Reply

featured blogs
Apr 9, 2021
You probably already know what ISO 26262 is. If you don't, then you can find out in several previous posts: "The Safest Train Is One that Never Leaves the Station" History of ISO 26262... [[ Click on the title to access the full blog on the Cadence Community s...
Apr 8, 2021
We all know the widespread havoc that Covid-19 wreaked in 2020. While the electronics industry in general, and connectors in particular, took an initial hit, the industry rebounded in the second half of 2020 and is rolling into 2021. Travel came to an almost stand-still in 20...
Apr 7, 2021
We explore how EDA tools enable hyper-convergent IC designs, supporting the PPA and yield targets required by advanced 3DICs and SoCs used in AI and HPC. The post Why Hyper-Convergent Chip Designs Call for a New Approach to Circuit Simulation appeared first on From Silicon T...
Apr 5, 2021
Back in November 2019, just a few short months before we all began an enforced… The post Collaboration and innovation thrive on diversity appeared first on Design with Calibre....

featured video

Meeting Cloud Data Bandwidth Requirements with HPC IP

Sponsored by Synopsys

As people continue to work remotely, demands on cloud data centers have never been higher. Chip designers for high-performance computing (HPC) SoCs are looking to new and innovative IP to meet their bandwidth, capacity, and security needs.

Click here for more information

featured paper

Understanding the Foundations of Quiescent Current in Linear Power Systems

Sponsored by Texas Instruments

Minimizing power consumption is an important design consideration, especially in battery-powered systems that utilize linear regulators or low-dropout regulators (LDOs). Read this new whitepaper to learn the fundamentals of IQ in linear-power systems, how to predict behavior in dropout conditions, and maintain minimal disturbance during the load transient response.

Click here to download the whitepaper

Featured Chalk Talk

Mom, I Have a Digital Twin? Now You Tell Me?

Sponsored by Cadence Design Systems

Today, one engineer’s “system” is another engineer’s “component.” The complexity of system-level design has skyrocketed with the new wave of intelligent systems. In this world, optimizing electronic system designs requires digital twins, shifting left, virtual platforms, and emulation to sort everything out. In this episode of Chalk Talk, Amelia Dalton chats with Frank Schirrmeister of Cadence Design Systems about system-level optimization.

Click here for more information