editor's blog
Subscribe Now

Job Openings at AMD

Looking for new career opportunities in management? You might try AMD. The big chipmaker just whacked three of its top executives: the General Manager of Computing & Graphics, John Byrne; Chief Marketing Officer, Colette LaForce; and Chief Strategy Officer, Raj Naik. That’s three immediate vacancies in Mahogany Row.

The company isn’t entirely decimated. The heads of HR, Legal, and Operations are still there. And the CTO (Mark Papermaster) and CFO (Devinder Kumar) just got retention bonuses, in the form of new incentive stock options that vest in a couple of years. Issuing them bonuses while their colleagues walked out the door suggests that Papermaster and/or Kumar might have been a bit loose in the saddle, too, and AMD CEO Lisa Su wanted to make sure they stayed put. 

The departures came immediately after the last day of CES in Las Vegas, usually a sign that the partings were fairly amicable. If you’d wanted to torpedo your former empoyer on the way out the door, there’s no better way than to quit in the middle of a big trade show. That the announcements came afterwards shows that everyone behaved professionally.

Leave a Reply

featured blogs
Jul 1, 2022
We all look for 100% perfection and want to turn our dreams (expectations) into reality as far as we can. Are you also looking for a magic wand to turn expectation into reality? The story applies to... ...
Jun 30, 2022
Learn how AI-powered cameras and neural network image processing enable everything from smartphone portraits to machine vision and automotive safety features. The post How AI Helps Cameras See More Clearly appeared first on From Silicon To Software....
Jun 28, 2022
Watching this video caused me to wander off into the weeds looking at a weird and wonderful collection of wheeled implementations....

featured video

Demo: Achronix Speedster7t 2D NoC vs. Traditional FPGA Routing

Sponsored by Achronix

This demonstration compares an FPGA design utilizing Achronix Speedster7t 2D Network on Chip (NoC) for routing signals with the FPGA device, versus using traditional FPGA routing. The 2D NoC provides a 40% reduction in logic resources required with 40% less compile time needed versus using traditional FPGA routing. Speedster7t FPGAs are optimized for high-bandwidth workloads and eliminate the performance bottlenecks associated with traditional FPGAs.

Subscribe to Achronix's YouTube channel for the latest videos on how to accelerate your data using FPGAs and eFPGA IP

featured paper

Addressing high-voltage design challenges with reliable and affordable isolation tech

Sponsored by Texas Instruments

Check out TI’s new white paper for an overview of galvanic isolation techniques, as well as how to improve isolated designs in electric vehicles, grid infrastructure, factory automation and motor drives.

Click to read more

featured chalk talk

56 Gbps PAM4 Performance in FPGA Applications

Sponsored by Mouser Electronics and Samtec

If you are working on an FPGA design, the choice of a connector solution can be a crucial element in your system design. Your FPGA connector solution needs to support the highest of speeds, small form factors, and emerging architectures. In this episode of Chalk Talk, Amelia Dalton joins Matthew Burns to chat about you can get 56 Gbps PAM4 performance in your next FPGA application. We take a closer look at Samtec’s AcceleRate® HD High-Density Arrays, the details of Samtec’s Flyover Technology, and why Samtec’s complete portfolio of high-performance interconnects are a perfect fit for 56 Gbps PAM4 FPGA Applications.

Click here for more information about Samtec AcceleRate® Slim Body Direct Attach Cable Assembly