editor's blog
Subscribe Now

Beefed-Up Sensor Subsystem

You may recall that, about a year ago, Synopsys released a sensor subsystem. You could think of it as the IP needed to implement sensors in an SoC.

So this year they announce a “Sensor and Control IP Subsystem.” And the obvious question is, “How does this relate to last year’s announcement?”

Well, at the top level, you can think of it as an upgrade. When available in January, it will essentially replace last year’s edition.

So what’s different about it? They listed the following as some of the enhancements:

  • They’ve beefed up the DSP options, including their (ARC) EM5D and EM7D cores. Last year’s subsystem could handle basic sensor processing, whereas the new one can do voice and audio and facial recognition, all of which take substantially more horsepower. They’ve also added support for the EM6 for customers that want caching for higher performance.
  • They’ve added IEEE 754 floating-point math support. In case you’ve got floating point code (for instance, generated by MatLab).
  • More peripherals. In addition to the I2C, SPI, and ADC interfaces that they had last year for connecting to sensors, they’ve addressed the actuator side of things by including PWM, UART, and DAC support. They also support a tightly-coupled AMBA Peripheral Bus (APB) interface.
  • A big part of this whole actuator focus is motor control. So they’ve added a library of software functions for motor control. This includes “’Clarke & Park’ transforms (and inverse versions), vector modulation, PMSM decoupling and DC bus ripple elimination routines.” I honestly have no idea what those are; in this moment, I’m simply your humble (humiliated?) reporter.

sensor_and_control_subsystem_block_diagram.jpg

Image courtesy Synopsys

You can find out more in their announcement.

 

Leave a Reply

featured blogs
Apr 4, 2020
That metaphorical '€œboing'€ sound you hear, figuratively speaking, is a symbolical ball allegorically landing on Chewy'€™s side of the illusory net....
Apr 3, 2020
Mentor’s Xpedition® IC Packaging design tools bridge the gap between engineering teams for IC layout, package substrate design, and PCB layout with solutions for Chip/Package/PCB prototyping and co-design. They also deliver a complete solution for High Density Advan...
Apr 3, 2020
[From the last episode: We saw some of the mistakes that can cause programs to fail and to breach security and/or privacy.] We'€™ve seen how having more than one program or user resident as a '€œtenant'€ in a server in the cloud can create some challenges '€“ at leas...
Apr 2, 2020
There are many historical innovations that are the product of adversity, and the current situation is an extreme example.  While it is not the first time that humanity has faced a truly global challenge like the COVID-19 pandemic, this time the world is connected by tech...

Featured Video

Industry’s First USB 3.2 Gen 2x2 Interoperability Demo -- Synopsys & ASMedia

Sponsored by Synopsys

Blazingly fast USB 3.2 Gen 2x2 are ready for your SoC. In this video, you’ll see Synopsys and ASMedia demonstrate the throughput available with Synopsys DesignWare USB 3.2 IP.

Learn more about Synopsys USB 3.2