editor's blog
Subscribe Now

Multicore Task-Management Standard Implemented

In spring of last year, we described a new standard from the Multicore Association for use in managing tasks on multicore embedded systems. Called MTAPI, it abstracts away details of exactly where a particular task might run at any given time, allowing for fixed or real-time binding to a core or hardware accelerator.MTAPI_image.jpg

Well, standards are all well and good, but then someone has to write code that actually implements the standard. Last month, Siemens announced an open-source BSD-licensed implementation that supports homogeneous multicore systems.

The MTAPI implementation was part of a larger multicore support package that they released, called Embedded Multicore Building Blocks (EMB2). It also includes implementation of some popular algorithm patterns as well as various structures and frameworks focused on streaming applications (an extremely common application type that is prone to challenging performance – meaning that effective multicore utilization makes all the difference).

They’ve segregated the code such that only a bottom base layer has any interaction with an underlying OS. This makes most of the code independent of the operating system (OS). They support Linux and Windows, but changes to the base layer will allow ready porting to other OSes.

Next year, they plan to support heterogeneous systems – a tougher deal because each node may have a different processing architecture, and memory may be scattered all over the system. In so doing, they’re likely to bring the venerable MCAPI standard into play. That, the first of the Multicore Association standards, handles communication between disparate cores running different OS instances.

You can find more info in their announcement.

Leave a Reply

featured blogs
Feb 21, 2024
In the dynamic landscape of automotive design, optimizing aerodynamics is key to achieving peak performance, fuel efficiency, vehicle range, and sustainability. Large eddy simulation (LES), a cutting-edge simulation technique, is reshaping how we approach automotive aerodynam...
Feb 15, 2024
This artist can paint not just with both hands, but also with both feet, and all at the same time!...

featured video

Shape The Future Now with Synopsys ARC-V Processor IP

Sponsored by Synopsys

Synopsys ARC-V™ Processor IP delivers the optimal power-performance-efficiency and extensibility of ARC processors with broad software and tools support from Synopsys and the expanding RISC-V ecosystem. Built on the success of multiple generations of ARC processor IP covering a broad range of processor implementations, including functional safety (FS) versions, the ARC-V portfolio delivers what you need to optimize and differentiate your SoC.

Learn more about Synopsys ARC-V RISC-V Processor IP

featured paper

How to Deliver Rock-Solid Supply in a Complex and Ever-Changing World

Sponsored by Intel

A combination of careful planning, focused investment, accurate tracking, and commitment to product longevity delivers the resilient supply chain FPGA customers require.

Click here to read more

featured chalk talk

BMP585: Robust Barometric Pressure Sensor
In this episode of Chalk Talk, Amelia Dalton and Dr. Thomas Block from Bosch Sensortec investigate the benefits of barometric pressure sensors for a variety of electronic designs. They examine how the ultra-low power consumption, excellent accuracy and suitability for use in harsh environments can make Bosch’s BMP585 barometric pressure sensors a great fit for your next design.
Oct 2, 2023
18,365 views