editor's blog
Subscribe Now

QuickLogic’s Next Sensor Hub Rev

We’ve spent a bit of energy in the past looking at QuickLogic’s approach to a low-power sensor hub. Well, they’ve just introduced a second round, and the obvious question is… what’s changed?

They list some of the current capabilities, but the obvious questions are, how does this compare to the first one, and how did they make this happen?

Fundamentally, this hub has more horsepower than their first one. So they can do more work. They had a basic pedometer in their first hub; with this one, they have an “enhanced” pedometer that can now discriminate between walking, jogging, and running, while counting individual steps.

As it turns out, however, most of the capabilities on their second go-round weren’t possible on the first one. They noted features like IrDA remotes, barcode transmission, and pulse-width modulation (PWM) for dimming displays – none of these could be done by the first hub.

So how did they do this? Two things. First, they looked through some of the critical functions to see which things weren’t likely to change anytime soon (or ever); they hardened those into dedicated gates. That sped things up and lowered power.

But they also made some process changes. They didn’t go into the details of what changed, but the goal was yet lower power. After all, adding more capability usually has a power cost, which they have to fight since power is such an important part of their message. As it is, they’re claiming as low as 150 µW – even as they’ve added programmable logic and processor capacity, algorithm memory, and data buffer memory.

S2-Sensor-Hub-Block-Diagram_300.jpg

Image courtesy QuickLogic

You can find out more in their announcement.

Leave a Reply

featured blogs
Nov 23, 2022
The current challenge in custom/mixed-signal design is to have a fast and silicon-accurate methodology. In this blog series, we are exploring the Custom IC Design Flow and Methodology stages. This methodology directly addresses the primary challenge of predictability in creat...
Nov 22, 2022
Learn how analog and mixed-signal (AMS) verification technology, which we developed as part of DARPA's POSH and ERI programs, emulates analog designs. The post What's Driving the World's First Analog and Mixed-Signal Emulation Technology? appeared first on From Silicon To So...
Nov 21, 2022
By Hossam Sarhan With the growing complexity of system-on-chip designs and technology scaling, multiple power domains are needed to optimize… ...
Nov 18, 2022
This bodacious beauty is better equipped than my car, with 360-degree collision avoidance sensors, party lights, and a backup camera, to name but a few....

featured video

Maximizing Power Savings During Chip Implementation with Dynamic Refresh of Vectors

Sponsored by Synopsys

Drive power optimization with actual workloads and continually refresh vectors at each step of chip implementation for maximum power savings.

Learn more about Energy-Efficient SoC Solutions

featured paper

Algorithm Verification with FPGAs and ASICs

Sponsored by MathWorks

Developing new FPGA and ASIC designs involves implementing new algorithms, which presents challenges for verification for algorithm developers, hardware designers, and verification engineers. This eBook explores different aspects of hardware design verification and how you can use MATLAB and Simulink to reduce development effort and improve the quality of end products.

Click here to read more

featured chalk talk

Expanding SiliconMAX SLM to In-Field

Sponsored by Synopsys

In order to keep up with the rigorous pace of today’s electronic designs, we must have visibility into each step of our IC design lifecycle including debug, bring up and in-field operation. In this episode of Chalk Talk, Amelia Dalton chats with Steve Pateras from Synopsys about in-field infrastructure for silicon lifecycle management, the role that edge analytics play when it comes to in-field optimization, and how cloud analytics, runtime agents and SiliconMAX sensor analytics can provide you more information than ever before for the lifecycle of your IC design.

Click here for more information about SiliconMAX Silicon Lifecycle Management