editor's blog
Subscribe Now

Turning InGaAs on its Head

InGaAs is one of the new wunderkind semiconductors, favored for high-electron-mobility transistors (HEMTs) and for optical designs (more about that in a future post). But, as with other more exotic materials, it isn’t silicon, and therefore it doesn’t benefit from silicon’s economics.

The problem is the lattice: to grow single-crystal stress-free InGaAs, you have to use a substrate with a similar lattice (you have some flexibility by adjusting the quantity of indium, which tweaks the lattice). Three III/V substrates available are GaAs, InAs, and InP, the latter of which is more typical. None of them is silicon.

Let’s say you want a semiconductor-over-insulator configuration using InGaAs instead of silicon (InGaAs-oI instead of SoI). You want a thin layer of pure InGaAs with an abrupt stop at the oxide. How are you going to do that?

A team from the University of Tokyo, JST-CREST, and IntelliEPI came up with a wafer-bonding approach that uses only silicon substrates. The main difference from a traditional SoI wafer (well, aside from the InGaAs) is that the buried oxide (BOX) isn’t SiO2; it’s Al2O3.

The approach starts with the “donor” wafer, growing inGaAs on silicon. But… you can’t do that directly because of the lattice issue. So they laid down a couple “buffer” layers instead to ease between the  lattices and keep the stresses low enough to allow single-crystal InGaAs to grow: GaAs, followed by InAlAs, topped with a layer of InGaAs.

A layer of oxide – Al2O3 – was then laid over the top. Yeah, you’ve pretty much got a bunch of layers of every combination of indium, gallium, arsenic, and aluminum in there.

Meanwhile, over on another silicon wafer, another layer of Al2O3 is laid down. The two oxide tops are polished, and then they are mated face-to-face. And all of the layers of the donor wafer except the InGaAs are etched away. What you’re left with is a top layer of InGaAs ending abruptly at the BOX edge. No mamby-pamby buffer layers left.

InGaAs_figure_525.png

 

Electron mobility in the resulting layer was 1700 cm2/V, indicating low defectivity and high quality.

Note that the economics here come not just from the silicon material per se, but also from the fact that this provides a scaling path to 300-mm wafers, which aren’t available for more exotic substrates.

You can find their report (behind a paywall) here.

A separate team from UC San Diego, Nanyang Technological University in Singapore, and Los Alamos Labs also did some InGaAs work to deal with effective wafer flipping and bonding, published earlier this year. They used NiSi to effect the bonding. Their BOX layer was SiO2 (with a thin HfO2 buffer to the InGaAs layer). But, critically, the donor wafer was InP, not silicon.

You can find that full report here.

Leave a Reply

featured blogs
Jan 21, 2022
Here are a few teasers for what you'll find in this week's round-up of CFD news and notes. How AI can be trained to identify more objects than are in its learning dataset. Will GPUs really... [[ Click on the title to access the full blog on the Cadence Community si...
Jan 20, 2022
High performance computing continues to expand & evolve; our team shares their 2022 HPC predictions including new HPC applications and processor architectures. The post The Future of High-Performance Computing (HPC): Key Predictions for 2022 appeared first on From Silico...
Jan 20, 2022
As Josh Wardle famously said about his creation: "It's not trying to do anything shady with your data or your eyeballs ... It's just a game that's fun.'...

featured video

Synopsys & Samtec: Successful 112G PAM-4 System Interoperability

Sponsored by Synopsys

This Supercomputing Conference demo shows a seamless interoperability between Synopsys' DesignWare 112G Ethernet PHY IP and Samtec's NovaRay IO and cable assembly. The demo shows excellent performance, BER at 1e-08 and total insertion loss of 37dB. Synopsys and Samtec are enabling the industry with a complete 112G PAM-4 system, which is essential for high-performance computing.

Click here for more information about DesignWare Ethernet IP Solutions

featured paper

Add Authentication Security to Automotive Endpoints Using the 1-Wire Interface

Sponsored by Analog Devices

By adding a single authentication IC, automotive designers can authenticate a component with only one signal between an ECU and endpoint component. This is particularly important as counterfeit and theft are increasingly problems in automotive applications. This application note describes how to implement the DS28E40 Deep Cover 1-Wire Authenticator in a system to provide authentication for optical cameras, headlamps, EV Batteries, occupancy sensors, and even steering wheels, and more.

Click here to read more

featured chalk talk

Mission Critical Electrical Controls

Sponsored by Mouser Electronics and Littelfuse

If you are working on a mission-critical design, there is a very important list of requirements that you will need to consider for your electromechanical controls including how well they have been tested, availability of inventory, and the quality of the components. In this episode of Chalk Talk, Amelia Dalton chats with John Saathoff from Littelfuse electromechanical solutions offered by Hartland Controls, the benefits Hartland brings to the table when it comes to mission-critical designs, and how you can get started using Hartland Controls for your next design.

Click here for more information about Hartland Controls from Littelfuse