editor's blog
Subscribe Now

TSVs: Like Vias, Only 1000X Deeper

We recently looked at Applied Materials’ solution to the challenges of lining small vias: using cobalt. But those are through-dielectric vias. What about through-silicon vias (TSVs)? After all, they can be a thousand times deeper than a standard via, so if a standard via is hard to cover, imagine how hard it must be for a TSV.

Of course, we’re talking a wider via, but AMAT says that standard physical vapor deposition (PVD) tools do an inadequate job of coating the TSVs when applying the barrier, for lots of the same reasons we discussed in the cobalt story.

Their solution to the TSV issue isn’t quite as radical as a new metal; it involves tightening up the angle of dispersion for the metals, providing better coverage. With better coverage, the barrier can also be made thinner, saving cost. A thinner layer is faster to deposit, improving throughput (and reducing cost).

Figure.png

 

(Image courtesy Applied Materials)

In addition, they’ve built a production-worthy chamber for use with titanium rather than the more typical “proven” tantalum. Titanium apparently being cheaper than tantalum. Both can be integrated with the copper seed.

You can read more about their Ventura PVD in their announcement.

Leave a Reply

featured blogs
Jan 22, 2021
Amidst an ongoing worldwide pandemic, Samtec continues to connect with our communities. As a digital technology company, we understand the challenges and how uncertain times have been for everyone. In early 2020, Samtec Cares suspended its normal grant cycle and concentrated ...
Jan 22, 2021
I was recently introduced to the concept of a tray that quickly and easily attaches to your car'€™s steering wheel (not while you are driving, of course). What a good idea!...
Jan 22, 2021
This is my second post about this year's CES. The first was Consumer Electronics Show 2021: GM, Intel . AMD The second day of CES opened with Lisa Su, AMD's CEO, presenting. AMD announced new... [[ Click on the title to access the full blog on the Cadence Community...
Jan 20, 2021
Explore how EDA tools & proven IP accelerate the automotive design process and ensure compliance with Automotive Safety Integrity Levels & ISO requirements. The post How EDA Tools and IP Support Automotive Functional Safety Compliance appeared first on From Silicon...

featured paper

Overcoming Signal Integrity Challenges of 112G Connections on PCB

Sponsored by Cadence Design Systems

One big challenge with 112G SerDes is handling signal integrity (SI) issues. By the time the signal winds its way from the transmitter on one chip to packages, across traces on PCBs, through connectors or cables, and arrives at the receiver, the signal is very distorted, making it a challenge to recover the clock and data-bits of the information being transferred. Learn how to handle SI issues and ensure that data is faithfully transmitted with a very low bit error rate (BER).

Click here to download the whitepaper

Featured Chalk Talk

Bulk Acoustic Wave (BAW) Technology

Sponsored by Mouser Electronics and Texas Instruments

In industrial applications, crystals are not ideal for generating clock signal timing. They take up valuable PCB real-estate, and aren’t stable in harsh thermal and vibration environments. In this episode of Chalk Talk, Amelia Dalton chats with Nick Smith from Texas Instruments about bulk acoustic wave (BAW) technology that offers an attractive alternative to crystals.

More information about Texas Instruments Bulk Acoustic Wave (BAW) Technology