editor's blog
Subscribe Now

New SEMulator 3D Announced

Coventor recently released a new version of SEMulator 3D. We’ve looked at this tool before; it’s what they call a virtual fabrication platform – helpful for simulating semiconductor processes.

Featured in this upgrade is an improvement in the modeling of so-called pattern-dependent etch effects. In other words, how an etch proceeds at one spot depends on what’s around it. And looking farther out apparently makes for a more accurate simulation result, so, with this release, they’ve increased the radius that defines the region or neighborhood to be evaluated when assessing what the local layout looks like.

They’ve also sped up their etch simulation in general.

Meanwhile, they’ve more fully productized a couple of existing features. One is a structure search capability. This allows the user to find a specific structure in all of the various models. This can be particularly useful, for example, when you learn about some particular yield-impacting configuration and want to figure out which models it affects.

The other relates to their Expeditor tool, which is effectively a design-of-experiments assistant. Its older incarnation was as a spreadsheet-and-command-line tool. Which is great for hardcore “GUIs are for weenies” users. But, apparently, weenies want to use it too, so the new release features a full-on GUIfied version.

You can find more details in their recent announcement.

Leave a Reply

featured blogs
Jan 23, 2020
In my presentation "What the FAQ is an FPGA?" we will rend the veils asunder and reveal all, so attendees had best wear dark glasses....
Jan 23, 2020
Embedded design trends typically revolve around three main ideas: faster data rates, smaller form factors and cost-effective solutions. Those design trends drive the theme for the 2020 Embedded Tech Trends forum: The Business and Technology Forum for Critical and Intelligent ...
Jan 22, 2020
Master the design and verification of next gen transport: Part One – Overview Master the design and verification of next gen transport: Part Two – High-Level Synthesis Master the design and verification of next gen transport: Part Three – Functional Safety M...
Jan 17, 2020
[From the last episode: We saw how virtual memory helps resolve the differences between where a compiler thinks things will go in memory and the real memories in a real system.] We'€™ve talked a lot about memory '€“ different kinds of memory, cache memory, heap memory, vi...

Featured Video

Automotive Trends Driving New SoC Architectures -- Synopsys

Sponsored by Synopsys

Today’s automotive trends are driving new design requirements for automotive SoCs targeting ADAS, gateways, connected cars and infotainment. Find out why it is essential to use pre-designed, pre-verified, reusable automotive-optimized IP to meet such new requirements and accelerate design time.

Drive Your Next Design to Completion Today with DesignWare IP® for Automotive SoCs