editor's blog
Subscribe Now

IC Compiler Reinvented

What if you could just… toss it all and start over? (OK, maybe all except the router?)

If you’re Synopsys, you now know: you’d end up with IC Compiler II.

They’ve had a good ride with IC Compiler, and they continue to ride that. But things have changed a lot since it appeared on the scene. Requirements and expectations have mushroomed, and they’ve done a lot of new research and acquired a lot of technology (apparently their Magma acquisition fed into this). And so they’ve pretty much replaced everything in IC Compiler except the router.

The new approach pushes planning to a much earlier stage. Engines have been completely redone, with an emphasis on the ability to use multiple processors, which means that more options can be explored. They use that magic number “10x” for many of the speedups. Not only that, but their optimization engines are better at finding a global optimum in an analytical fashion rather than via the alternative: generating a bazillion options and picking the best one.

More specifically, they address the following areas:

  • Infrastructure
    • Hierarchy is handled natively.
    • They have a new timer and extractor that are used consistently throughout.
    • They can deal with incomplete data early in the design cycle.
    • They’ve implemented an integrated library and management approach.
  • Planning
    • They’ve implemented adaptive abstraction and modeling.
    • They support transparent multiple instances.
    • What-if analysis can be done in real time instead of having to compile.
    • A floorplan can be automatically synthesized.
  • Implementation
    • This is where they have the new multi-threaded optimization engine that analytically finds global optima.
    • They’ve redone their multi-corner, multi-mode, multi-voltage handling.
    • Placement and clock optimization now happen in a single step.
    • They’ve completely redone the clock tree synthesis engine.
    • They’ve put in place new ways to achieve closure after routing.

ICC_II_Graphic_Press2_red.jpg

At this point, the entire new system isn’t in place yet. They’ve got bits and pieces that they’ve been feeding to a few lead customers to refine things as they approach a mid-year full release.

They will continue to support the original IC Compiler well into the future. They see a gradual shift from one to the other; they’re not going to pull a Microsoft and force everyone over.

You can check out more in their announcement.

Leave a Reply

featured blogs
Oct 20, 2020
In 2020, mobile traffic has skyrocketed everywhere as our planet battles a pandemic. Samtec.com saw nearly double the mobile traffic in the first two quarters than it normally sees. While these levels have dropped off from their peaks in the spring, they have not returned to ...
Oct 20, 2020
Voltus TM IC Power Integrity Solution is a power integrity and analysis signoff solution that is integrated with the full suite of design implementation and signoff tools of Cadence to deliver the... [[ Click on the title to access the full blog on the Cadence Community site...
Oct 19, 2020
Have you ever wondered if there may another world hidden behind the facade of the one we know and love? If so, would you like to go there for a visit?...
Oct 16, 2020
[From the last episode: We put together many of the ideas we'€™ve been describing to show the basics of how in-memory compute works.] I'€™m going to take a sec for some commentary before we continue with the last few steps of in-memory compute. The whole point of this web...

featured video

Demo: Inuitive NU4000 SoC with ARC EV Processor Running SLAM and CNN

Sponsored by Synopsys

Autonomous vehicles, robotics, augmented and virtual reality all require simultaneous localization and mapping (SLAM) to build a map of the surroundings. Combining SLAM with a neural network engine adds intelligence, allowing the system to identify objects and make decisions. In this demo, Synopsys ARC EV processor’s vision engine (VPU) accelerates KudanSLAM algorithms by up to 40% while running object detection on its CNN engine.

Click here for more information about DesignWare ARC EV Processors for Embedded Vision

featured paper

Fundamentals of Precision ADC Noise Analysis

Sponsored by Texas Instruments

Build your knowledge of noise performance with high-resolution delta-sigma ADCs. This e-book covers types of ADC noise, how other components contribute noise to the system, and how these noise sources interact with each other.

Click here to download the whitepaper

Featured Chalk Talk

Consumer Plus 3D NAND SD Cards

Sponsored by Panasonic

3D NAND has numerous advantages, like larger capacity, lower cost, and longer lifespan. In many systems, 3D NAND in SD card form is a smart move. In this episode of Chalk Talk, Amelia Dalton chats with Brian Donovan about SD 3D NAND in applications such as automotive.

Click here for more information about Panasonic Consumer Plus Grade 3D NAND SD Cards