editor's blog
Subscribe Now

IC Compiler Reinvented

What if you could just… toss it all and start over? (OK, maybe all except the router?)

If you’re Synopsys, you now know: you’d end up with IC Compiler II.

They’ve had a good ride with IC Compiler, and they continue to ride that. But things have changed a lot since it appeared on the scene. Requirements and expectations have mushroomed, and they’ve done a lot of new research and acquired a lot of technology (apparently their Magma acquisition fed into this). And so they’ve pretty much replaced everything in IC Compiler except the router.

The new approach pushes planning to a much earlier stage. Engines have been completely redone, with an emphasis on the ability to use multiple processors, which means that more options can be explored. They use that magic number “10x” for many of the speedups. Not only that, but their optimization engines are better at finding a global optimum in an analytical fashion rather than via the alternative: generating a bazillion options and picking the best one.

More specifically, they address the following areas:

  • Infrastructure
    • Hierarchy is handled natively.
    • They have a new timer and extractor that are used consistently throughout.
    • They can deal with incomplete data early in the design cycle.
    • They’ve implemented an integrated library and management approach.
  • Planning
    • They’ve implemented adaptive abstraction and modeling.
    • They support transparent multiple instances.
    • What-if analysis can be done in real time instead of having to compile.
    • A floorplan can be automatically synthesized.
  • Implementation
    • This is where they have the new multi-threaded optimization engine that analytically finds global optima.
    • They’ve redone their multi-corner, multi-mode, multi-voltage handling.
    • Placement and clock optimization now happen in a single step.
    • They’ve completely redone the clock tree synthesis engine.
    • They’ve put in place new ways to achieve closure after routing.

ICC_II_Graphic_Press2_red.jpg

At this point, the entire new system isn’t in place yet. They’ve got bits and pieces that they’ve been feeding to a few lead customers to refine things as they approach a mid-year full release.

They will continue to support the original IC Compiler well into the future. They see a gradual shift from one to the other; they’re not going to pull a Microsoft and force everyone over.

You can check out more in their announcement.

Leave a Reply

featured blogs
Jul 20, 2024
If you are looking for great technology-related reads, here are some offerings that I cannot recommend highly enough....

featured video

How NV5, NVIDIA, and Cadence Collaboration Optimizes Data Center Efficiency, Performance, and Reliability

Sponsored by Cadence Design Systems

Deploying data centers with AI high-density workloads and ensuring they are capable for anticipated power trends requires insight. Creating a digital twin using the Cadence Reality Digital Twin Platform helped plan the deployment of current workloads and future-proof the investment. Learn about the collaboration between NV5, NVIDIA, and Cadence to optimize data center efficiency, performance, and reliability. 

Click here for more information about Cadence Data Center Solutions

featured chalk talk

Maximizing High Power Density and Efficiency in EV-Charging Applications
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Amelia Dalton and Daniel Dalpiaz from Infineon talk about trends in the greater electrical vehicle charging landscape, typical block diagram components, and tradeoffs between discrete devices versus power modules. They also discuss choices between IGBT’s and Silicon Carbide, the advantages of advanced packaging techniques in both power discrete and power module solutions, and how reliability is increasingly important due to demands for more charging cycles per day.
Dec 18, 2023
29,184 views