editor's blog
Subscribe Now

A Jump in EUV Resist Sensitivity

There was an interesting presentation that happened towards the end of SPIE Litho – it seemed to catch the audience off guard, and I frankly went away with the sense that there was some confusion in the room.

The presentation discussed an experiment that was done at Osaka University as part of the overall effort to optimize EUV exposure. It all relates to this seemingly inviolate triumvirate of “RLS”: resolution, LWR (line-width roughness), and sensitivity. Improvements within these three have to come at the expense of something within these three – they form a zero-sum game.

Normally, you expose the photoresist through the mask for the entire length of the exposure. The photons create acid where they interact with the resist, and this acid provides for the selective removal of resist material during development.

This experiment changed that. The exposure was broken into two steps:

  • A short exposure through the mask
  • After 10-15 minutes, then, with no mask, just a flood of UV across the entire wafer.

The first exposure seemed to create some acid, but mostly “sensitized” the photoresist (and I frankly didn’t come away understanding what that “sensitizing” meant from a chemical standpoint). The strange thing then was that flooding with the second exposure created the normal amount of acid only in the sensitized area.

This provided about 9 times the prior sensitivity, with no apparent tradeoff in LWR or resolution.

Note that no special resists were used; these were the same resists as are currently being used.

I didn’t get the sense that they had a real handle on what the underlying mechanisms were, and it was surprising to the audience. Assuming the data are correct, it’s certainly an interesting result. We’ll have to see if anything further comes of it, or if it goes the way of cold fusion…

Leave a Reply

featured blogs
Jun 8, 2023
EdgeQ's vision is to create big connections with a small chip. They're looking to democratize 5G in an open paradigm, where their customers can access, customize, and deploy 5G purely through software. Their current mission is to accelerate cloud migration to the closest poin...
Jun 8, 2023
Learn how our EDA tools accelerate 5G SoC design for customer Viettel, who designs chips for 5G base stations and drives 5G rollout across Vietnam. The post Customer Spotlight: Viettel Accelerates Design of Its First 5G SoC with Synopsys ASIP Designer appeared first on New H...
Jun 2, 2023
I just heard something that really gave me pause for thought -- the fact that everyone experiences two forms of death (given a choice, I'd rather not experience even one)....

featured video

Efficient Top-Level Interconnect Planning and Implementation with Synopsys IC Compiler II

Sponsored by Synopsys

This video shows how IC Compiler II and Fusion Compiler enable intelligent planning and implementation of complex interconnects through innovative Topological Interconnect Planning technology - accelerating schedules and achieving highest QoR.

Learn More

featured paper

EC Solver Tech Brief

Sponsored by Cadence Design Systems

The Cadence® Celsius™ EC Solver supports electronics system designers in managing the most challenging thermal/electronic cooling problems quickly and accurately. By utilizing a powerful computational engine and meshing technology, designers can model and analyze the fluid flow and heat transfer of even the most complex electronic system and ensure the electronic cooling system is reliable.

Click to read more

featured chalk talk

Achieving High Power Density with IGBT and SiC Power Modules
Sponsored by Mouser Electronics and Infineon
Recent trends in the inverter market have made high power density, scalability, and ease of assembly more important than ever before. In this episode of Chalk Talk, Amelia Dalton and Abraham Markose from Infineon examine how Easy & Econo power modules from Infineon can help solve common inverter design requirements. They explore the benefits and construction of these modules and how you can take advantage of them in your next design.
May 19, 2023
2,427 views