editor's blog
Subscribe Now

Tree Frogs Help Graphene Grow

Growing high-quality graphene for use on wafers is hard. Chemical vapor deposition (CVD) is the favored approach, but no one has perfected the ability to grow it directly onto the oxide surface of a wafer.

It’s much easier to grow it on a sheet of copper and then transfer it over. But that transfer step can be tricky, and copper isn’t a perfectly uniform, crystalline material either. So defects can easily result.

One obvious trick might be to put copper on the oxide, grow the graphene on that, and then etch the copper away, leaving the graphene on the oxide surface. This technically can work, but the graphene tends to lift off the surface before it can be secured in place.

So… it would be useful to find a way to hold that graphene layer before it’s baked down. And if you were looking for a way to get something to adhere to a surface, where would you look in nature for ideas?

Why, tree frogs, of course!

Tree_frog_red.jpg

 

Image courtesy W.A. Djatmiko (Wikipedia)

 

It turns out that tree frogs stay attached to underwater leaves thanks to nano-sized bubbles and capillary bridges between leaf and foot. Some beetles do a similar trick.

 

Well, this idea has now been transferred to graphene. Prior to laying down the copper, the wafer surface is treated with nitrogen plasma. Copper is then sputtered on and CVD deposits the carbon. The carbon is then etched, and, during that process, nano-bubbles form, creating capillary bridges. These hold the graphene in place as the copper disappears.

 

A final bake step secures the graphene to the wafer and eliminates the bubbles and capillaries.

 

You can read more about this in their paper, but it’s behind a paywall.

Leave a Reply

featured blogs
Jul 5, 2022
The 30th edition of SMM , the leading international maritime trade fair, is coming soon. The world of shipbuilders, naval architects, offshore experts and maritime suppliers will be gathering in... ...
Jul 5, 2022
By Editorial Team The post Q&A with Luca Amaru, Logic Synthesis Guru and DAC Under-40 Innovators Honoree appeared first on From Silicon To Software....
Jun 28, 2022
Watching this video caused me to wander off into the weeds looking at a weird and wonderful collection of wheeled implementations....

featured video

Synopsys USB4 PHY Silicon Correlation with Keysight ADS Simulation

Sponsored by Synopsys

This video features Synopsys USB4 PHY IP showing silicon correlation with IBIS-AMI simulation using Keysight PathWave ADS.

Learn More

featured paper

3 key considerations for your next-generation HMI design

Sponsored by Texas Instruments

Human-Machine Interface (HMI) designs are evolving. Learn about three key design considerations for next-generation HMI and find out how low-cost edge AI, power-efficient processing and advanced display capabilities are paving the way for new human-machine interfaces that are smart, easily deployable, and interactive.

Click to read more

featured chalk talk

Machine-Learning Optimized Chip Design -- Cadence Design Systems

Sponsored by Cadence Design Systems

New applications and technology are driving demand for even more compute and functionality in the devices we use every day. System on chip (SoC) designs are quickly migrating to new process nodes, and rapidly growing in size and complexity. In this episode of Chalk Talk, Amelia Dalton chats with Rod Metcalfe about how machine learning combined with distributed computing offers new capabilities to automate and scale RTL to GDS chip implementation flows, enabling design teams to support more, and increasingly complex, SoC projects.

Click here for more information about Cerebrus Intelligent Chip Explorer