editor's blog
Subscribe Now

Miniscule IR Subsystem

As part of their recent announcement of FPGAs for sensor management, Lattice also introduced a couple of new devices for their iCE40LP family. From a device standpoint, the key here is the package: a 16-ball chip-scale-package (CSP) measuring 1.4 mm by 1.48 mm, and only 0.45 mm thick.

While this is an extraordinarily small device, and it is a general purpose device (it could even do sensor management for a couple sensors), they have some specific ideas for it. They have teamed the devices up with some IP so that, together, they constitute an infrared subsystem.

This includes logic and electronics for driving the LED, sensing an IR remote, and doing bar code emulation.

The latter is a particularly interesting application for use when trying to display a barcode on a phone for a barcode reader to detect. The problem is that the phone glass will typically reflect the IR light from the reader, preventing it from figuring out the code.

Instead, the IR LED can transmit the equivalent code, which the reader will detect. It probably won’t even know that it didn’t get the code from where it thinks it got the code.

Confused by the concept of FPGAs in a cell phone? Well, we’ve got that covered in a separate article.

You can read more about this new device as well as the new iCE40LM devices in their release.

Leave a Reply

featured blogs
Apr 18, 2021
https://youtu.be/afv9_fRCrq8 Made at Target Oakridge (camera Ziyue Zhang) Monday: "Targeting" the Open Compute Project Tuesday: NUMECA, Computational Fluid Dynamics...and the America's... [[ Click on the title to access the full blog on the Cadence Community s...
Apr 16, 2021
Spring is in the air and summer is just around the corner. It is time to get out the Old Farmers Almanac and check on the planting schedule as you plan out your garden.  If you are unfamiliar with a Farmers Almanac, it is a publication containing weather forecasts, plantin...
Apr 15, 2021
Explore the history of FPGA prototyping in the SoC design/verification process and learn about HAPS-100, a new prototyping system for complex AI & HPC SoCs. The post Scaling FPGA-Based Prototyping to Meet Verification Demands of Complex SoCs appeared first on From Silic...
Apr 14, 2021
By Simon Favre If you're not using critical area analysis and design for manufacturing to… The post DFM: Still a really good thing to do! appeared first on Design with Calibre....

featured video

The Verification World We Know is About to be Revolutionized

Sponsored by Cadence Design Systems

Designs and software are growing in complexity. With verification, you need the right tool at the right time. Cadence® Palladium® Z2 emulation and Protium™ X2 prototyping dynamic duo address challenges of advanced applications from mobile to consumer and hyperscale computing. With a seamlessly integrated flow, unified debug, common interfaces, and testbench content across the systems, the dynamic duo offers rapid design migration and testing from emulation to prototyping. See them in action.

Click here for more information

featured paper

From Chips to Ships, Solve Them All With HFSS

Sponsored by Ansys

There are virtually no limits to the design challenges that can be solved with Ansys HFSS and the new HFSS Mesh Fusion technology! Check out this blog to know what the latest innovation in HFSS 2021 can do for you.

Click here to read the blog post

featured chalk talk

Silicon Lifecycle Management (SLM)

Sponsored by Synopsys

Wouldn’t it be great if we could keep on analyzing our IC designs once they are in the field? After all, simulation and lab measurements can never tell the whole story of how devices will behave in real-world use. In this episode of Chalk Talk, Amelia Dalton chats with Randy Fish of Synopsys about gaining better insight into IC designs through the use of embedded monitors and sensors, and how we can enable a range of new optimizations throughout the lifecycle of our designs.

Click here for more information about Silicon Lifecycle Management Platform