editor's blog
Subscribe Now

CEVA Goes for Base Stations

Mobile communications have been one of CEVA’s focus areas (others being audio and images). If you’re new to CEVA, they do DSP cores for SoCs, focusing on low power as a critical feature. (They have lots of hardware features, but at the end of the day, whether it’s a hardware accelerator or an optimized instruction set, it all leads to lower power and longer battery life.)

We’ve covered them before (albeit getting distracted by the incredible alphabet soup that characterizes this market). As complexity has grown, they’ve seen the need for multiple DSP cores, so they put together a multicore platform.

But most of their mobile effort was going into DSPs that would reside in a handset. And yes, handsets have being going multicore for lots of reasons. And with the proliferation of smartphones, they have to be the most abundant example of heterogeneous multicore. In other words, different cores for different purposes – applications, baseband, graphics, etc. This requires an asymmetric model, with every core having its own OS and memory image (possibly sharing some memory for message passing and such).

But now they’re going for more than just the handset: they’ve just introduced a new XC4500 family that focuses on mobile infrastructure – and, specifically, base stations. You might think this would just be a bigger version of what they use in the handset, which is the XC4000 family. But it’s not, because what happens in a base station is very different from what happens in a phone.

A handset is all about taking a single call or session or whatever and breaking it down to extract the content and send that content to the appropriate places in the phone. That’s not at all what a base station does; it manages traffic. It doesn’t care, for the most part, what’s happening with any particular call or session; it’s just making sure everything gets to the right place. This is, basically, packet processing.

So while the phone needs all these different processors to handle the different aspects of the content, the base station simply needs to be able to scale what it does to accommodate the amount of traffic it has to handle. Which means that, unlike the phone, it can benefit from a homogeneous multicore architecture using a symmetric approach (SMP). If one core can process x calls, then n cores can process n*x calls. More or less (yeah, I know it’s not quite that simple…).

Which makes the XC4500 look different from the XC4000, even though they’re on opposite ends of the same airwave. It’s much more like a router than it is like a phone. Because it is a router of sorts. Traffic management features allow multiple independent queues and provide built-in dynamic scheduling. Data for a specific task is stored in shared memory, so assigning it to a specific core merely involves sending a pointer rather than a time-consuming data copy. They have cache coherency infrastructure to keep all of the cores’ caches in synch as well.

You might wonder, by the way, what the opportunity is for new base stations. And, apparently, there’s not a lot of movement in the traditional fiber/cable-backhaul market, where your wireless call gets sent to the mothership over a wire. But new installations are starting to favor wireless backhaul over microwaves. That’s where they see things looking up.

You can find out more in their release.

Leave a Reply

featured blogs
Nov 28, 2023
Chiplet Revolution Insights from Industry Leaders The semiconductor landscape is undergoing a seismic shift as the demand for more powerful and energy-efficient electronic devices reaches new heights. In a recent panel discussion at CadenceLIVE Europe, featuring luminaries su...
Nov 27, 2023
Qualcomm Technologies' SVP, Durga Malladi, talks about the current benefits, challenges, use cases and regulations surrounding artificial intelligence and how AI will evolve in the near future....
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

While there is great interest in 3D-IC technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this paper to learn about design challenges, ecosystem requirements, and needed solutions. While various types of multi-die packages have been available for many years, this paper focuses on 3D integration and packaging of multiple stacked dies.

Click to read more

featured chalk talk

The Next Generation of Switching Regulator
Sponsored by Mouser Electronics and RECOM
Power modules can bring a variety of benefits to electronic system design including reduced board space, shorter time to market and easier sourcing of materials. In this episode of Chalk Talk, Amelia Dalton and Louis Bouche from RECOM discuss the benefits of RECOM’s switching regulators, the details of their advanced 3D power packaging and how you can leverage RECOM’s expertise with your next design.
Jan 9, 2023
38,543 views