editor's blog
Subscribe Now

New MEMS Oscillators

Quartz is under attack yet again. While some folks are bringing quartz into non-timing applications, others are trying to squeeze it out of its primary application: timing.

Sand 9 is the latest such company, having just debuted their basic platform. They point to some fundamental limitations of quartz as a material, limitations we’ve lived with for a long time. Issues they highlight in particular are vulnerabilities due to vibration and shock, degradation at high temperatures and frequencies, issues with rapid temperature dips, inconsistencies between suppliers, and something called “activity dips.”

These latter sound really obscure – and yet Sand 9 say that they constitute the cause of 0.5% of all cell phone failures. The problem occurs when secondary vibration modes move around due to stresses and temperature – and they move in a way that’s different from the fundamental. So those modes may actually cross the fundamental, causing what Sand 9 refer to as a “heart attack.”

Their solution to this is a silicon-based one – and they had to deal with the problem that silicon on its own has much worse temperature performance than quartz does (3000 ppm vs. 20 ppm). That’s because silicon softens as temperature goes up. But, conveniently, SiO2 gets stiffer with higher temperature – so they have brought the two together in a sandwich to counteract each other, giving stability of less than 200 ppm.

So they have a six-layer stack: on top is the inter-digitated transducer, which acts as a top electrode and gets the whole thing oscillating. This overlays a layer of AlN, which sits atop the bottom electrode. Below those are relatively thick layers: a sandwich of oxide/silicon/oxide that provides temperature stability.

From a product standpoint, they’ve announced two families and hinted at an upcoming third.

  • The simplest one, the MR family, is just a resonator targeted primarily at Internet of Things devices communicating via Bluetooth Smart.
  • The second is the TSMR family. The “TS” stands for “temperature sensing”; it has a built-in heater and temperature sensor for use in the factory in calibrating and dialing up compensation. The target is cell phones.
  • Hinted at is a future TSMO (O for Oscillator) family that will have a silicon cap with an integrated oscillator circuit. Also targeted at cell phones.

All of them are provided in wafer-level chip-scale packaging (WLSCP) for integration into systems-in-package (SiP) assemblies. They claim no activity dips or susceptibility to vibration (> 10-10/G) or shock (30,000 G) and excellent phase noise performance.

You can find out more in their announcement.

Leave a Reply

featured blogs
Oct 4, 2022
We share 6 key advantages of cloud-based IC hardware design tools, including enhanced scalability, security, and access to AI-enabled EDA tools. The post 6 Reasons to Leverage IC Hardware Development in the Cloud appeared first on From Silicon To Software....
Oct 4, 2022
Anyone designing a data center faces complex thermal management challenges . Yes, there's a large amount of electrical power required, but the other side of that coin is that almost all the power gets turned into heat, putting a tremendous strain on the airflow and cooling sy...
Sep 30, 2022
When I wrote my book 'Bebop to the Boolean Boogie,' it was certainly not my intention to lead 6-year-old boys astray....

featured video

PCIe Gen5 x16 Running on the Achronix VectorPath Accelerator Card

Sponsored by Achronix

In this demo, Achronix engineers show the VectorPath Accelerator Card successfully linking up to a PCIe Gen5 x16 host and write data to and read data from GDDR6 memory. The VectorPath accelerator card featuring the Speedster7t FPGA is one of the first FPGAs that can natively support this interface within its PCIe subsystem. Speedster7t FPGAs offer a revolutionary new architecture that Achronix developed to address the highest performance data acceleration challenges.

Click here for more information about the VectorPath Accelerator Card

featured paper

Algorithm Verification with FPGAs and ASICs

Sponsored by MathWorks

Developing new FPGA and ASIC designs involves implementing new algorithms, which presents challenges for verification for algorithm developers, hardware designers, and verification engineers. This eBook explores different aspects of hardware design verification and how you can use MATLAB and Simulink to reduce development effort and improve the quality of end products.

Click here to read more

featured chalk talk

E-Mobility: Electronic Challenges and Solutions

Sponsored by Mouser Electronics and Würth Elektronik

The future electrification of the world’s transportation industry depends on the infrastructure we create today. In this episode of Chalk Talk, Amelia Dalton chats with Sven Lerche from Würth Elektronik about the electronic challenges and solutions for today’s e-mobility designs and EV charging stations. They take a closer look at the trends in these kinds of designs, the role that electronic parts play in terms of robustness, and how Würth’s REDCUBE can help you with your next electric vehicle or EV charging station design.

Click here for more information about Würth Elektronik Automotive Products