editor's blog
Subscribe Now

MEMS Measurement Standards

Consistent with a move towards standards in MEMS, NIST has released two reference chips that fabs can use to cross-check their measurement techniques. There are several critical parameters unique to MEMS, and five of them are captured by this 5-in-1 reference. NIST has done its own measurements, and the idea is to replicate the results they got. The chips are available for sale ($1735), along with the results for comparison.

The five tests covered are:

  • Young’s modulus
  • Residual strain
  • Strain gradient
  • Step height
  • In-plane length

There are two versions of the chip: one (RM 8096) uses a CMOS process with bulk micromachining, meaning that the structures are etched out of the bulk silicon. The other (RM 8097) uses surface micromachining to build the structures out of poly.

Each chip has additional test structures for things like tensile strength and line widths.

You can find more information on their summary page, and much more detail in their PDF proposals (bulk micro-machined here; surface micro-machined here).

Leave a Reply

featured blogs
Jan 21, 2022
Here are a few teasers for what you'll find in this week's round-up of CFD news and notes. How AI can be trained to identify more objects than are in its learning dataset. Will GPUs really... [[ Click on the title to access the full blog on the Cadence Community si...
Jan 20, 2022
High performance computing continues to expand & evolve; our team shares their 2022 HPC predictions including new HPC applications and processor architectures. The post The Future of High-Performance Computing (HPC): Key Predictions for 2022 appeared first on From Silico...
Jan 20, 2022
As Josh Wardle famously said about his creation: "It's not trying to do anything shady with your data or your eyeballs ... It's just a game that's fun.'...

featured video

Synopsys & Samtec: Successful 112G PAM-4 System Interoperability

Sponsored by Synopsys

This Supercomputing Conference demo shows a seamless interoperability between Synopsys' DesignWare 112G Ethernet PHY IP and Samtec's NovaRay IO and cable assembly. The demo shows excellent performance, BER at 1e-08 and total insertion loss of 37dB. Synopsys and Samtec are enabling the industry with a complete 112G PAM-4 system, which is essential for high-performance computing.

Click here for more information about DesignWare Ethernet IP Solutions

featured paper

Building Automation and Control Systems (BACS)

Sponsored by Analog Devices

Analog Devices' industrial communication products provide building automation engineers with a broad range of Analog IO, Digital IO, Isolation, and communication interfaces that combine low power, robust performance, and improved diagnostics in the smallest possible form factors.

Click here to read more

featured chalk talk

SN1000 SmartNIC

Sponsored by Xilinx

Cloud providers face a variety of challenges with moving data from one place to another. In modern data centers, flexibility is a key consideration - on par with performance. Software-defined hardware acceleration offers a major breakthrough in flexibility. In this episode of Chalk Talk, Amelia Dalton chats with Kartik Srinivasan of Xilinx about the details of Smart NICs with the new Alveo SN1000 with composable hardware.

Click here for more information about the Alveo SN1000 - The Composable SmartNIC