editor's blog
Subscribe Now

Synopsys’s Embedded Vision

In the shadow of the recent Embedded Vision Alliance summit, Synopsys tossed its hat into the vision ring with their new Embedded Vision Development System. While it doesn’t appear to break any new ground in terms of tools or things that didn’t exist before, it does assemble into one place a variety of components that an aspiring embedded vision architect/designer might need.

One of the underlying assumptions is that, in order to meet the performance and cost requirements of embedded vision, which holds promise for much consumer gadgetry, an application-specific instruction-set processor (ASIP) is needed. In other words, you need to tailor a processor to this application and ensure that the instruction set is customized to handle frequent vision-related operations efficiently. The technology Synopsys acquired through CoWare figures into this part of the solution.

The other assumption is that you’re going to need to prototype this stuff in FPGAs to optimize the architecture before committing to silicon.

So their kit includes:

–          A ported OpenCV library

–          A C/C++ compiler and runtime environment

–          A basic RISC processor that can be modified using their Processor Designer tool

–          A HAPS prototyping system

You can find more info in their announcement.

Leave a Reply

featured blogs
Jun 13, 2024
I've just been introduced to the DuoFlex 4K Dual-Screen Display from HalmaPixel, and now I'm drooling with desire all over my keyboard....

featured paper

Navigating design challenges: block/chip design-stage verification

Sponsored by Siemens Digital Industries Software

Explore the future of IC design with the Calibre Shift left initiative. In this paper, author David Abercrombie reveals how Siemens is changing the game for block/chip design-stage verification by moving Calibre verification and reliability analysis solutions further left in the design flow, including directly inside your P&R tool cockpit. Discover how you can reduce traditional long-loop verification iterations, saving time, improving accuracy, and dramatically boosting productivity.

Click here to read more

featured chalk talk

Shift Left Block/Chip Design with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens EDA explore the multitude of benefits that shifting left with Calibre can bring to chip and block design. They investigate how Calibre can impact DRC verification, early design error debug, and optimize the configuration and management of multiple jobs for run time improvement.
Jun 18, 2024
4 views