editor's blog
Subscribe Now

Synopsys’s Embedded Vision

In the shadow of the recent Embedded Vision Alliance summit, Synopsys tossed its hat into the vision ring with their new Embedded Vision Development System. While it doesn’t appear to break any new ground in terms of tools or things that didn’t exist before, it does assemble into one place a variety of components that an aspiring embedded vision architect/designer might need.

One of the underlying assumptions is that, in order to meet the performance and cost requirements of embedded vision, which holds promise for much consumer gadgetry, an application-specific instruction-set processor (ASIP) is needed. In other words, you need to tailor a processor to this application and ensure that the instruction set is customized to handle frequent vision-related operations efficiently. The technology Synopsys acquired through CoWare figures into this part of the solution.

The other assumption is that you’re going to need to prototype this stuff in FPGAs to optimize the architecture before committing to silicon.

So their kit includes:

–          A ported OpenCV library

–          A C/C++ compiler and runtime environment

–          A basic RISC processor that can be modified using their Processor Designer tool

–          A HAPS prototyping system

You can find more info in their announcement.

Leave a Reply

featured blogs
Jan 17, 2019
After two interesting blogs by Yagya Mishra that explained the most popular features of the Run Plan assistant in Virtuoso® ADE Assembler , I am writing this third blog in the series to share... [[ Click on the title to access the full blog on the Cadence Community site...
Jan 16, 2019
112 Gbps Samtec Flyover'„¢ Demo Samtec'€™s Ralph Page walks us through a live demonstration of a Samtec Flyover'„¢ system which enables 112 Gbps PAM4 performance. The Credo CDR generates two ports of 31-bit PRBS data at 112 Gbps PAM4 data rates. The signal travels from...