editor's blog
Subscribe Now

Synopsys’s Embedded Vision

In the shadow of the recent Embedded Vision Alliance summit, Synopsys tossed its hat into the vision ring with their new Embedded Vision Development System. While it doesn’t appear to break any new ground in terms of tools or things that didn’t exist before, it does assemble into one place a variety of components that an aspiring embedded vision architect/designer might need.

One of the underlying assumptions is that, in order to meet the performance and cost requirements of embedded vision, which holds promise for much consumer gadgetry, an application-specific instruction-set processor (ASIP) is needed. In other words, you need to tailor a processor to this application and ensure that the instruction set is customized to handle frequent vision-related operations efficiently. The technology Synopsys acquired through CoWare figures into this part of the solution.

The other assumption is that you’re going to need to prototype this stuff in FPGAs to optimize the architecture before committing to silicon.

So their kit includes:

–          A ported OpenCV library

–          A C/C++ compiler and runtime environment

–          A basic RISC processor that can be modified using their Processor Designer tool

–          A HAPS prototyping system

You can find more info in their announcement.

Leave a Reply

featured blogs
Jan 24, 2020
Someone has created a song by taking Pi, assigning each number to a note, and adding harmonies. The result is strangely captivating....
Jan 24, 2020
[From the last episode: We looked at the different ways memory can be organized in different kinds of systems.] Let'€™s look at a scenario: you run a restaurant, but you'€™re short on funds to hire people. So you'€™re your own chief cook and bottle-washer. You do everyt...
Jan 23, 2020
Embedded design trends typically revolve around three main ideas: faster data rates, smaller form factors and cost-effective solutions. Those design trends drive the theme for the 2020 Embedded Tech Trends forum: The Business and Technology Forum for Critical and Intelligent ...
Jan 22, 2020
Master the design and verification of next gen transport: Part One – Overview Master the design and verification of next gen transport: Part Two – High-Level Synthesis Master the design and verification of next gen transport: Part Three – Functional Safety M...

Featured Video

Automotive Trends Driving New SoC Architectures -- Synopsys

Sponsored by Synopsys

Today’s automotive trends are driving new design requirements for automotive SoCs targeting ADAS, gateways, connected cars and infotainment. Find out why it is essential to use pre-designed, pre-verified, reusable automotive-optimized IP to meet such new requirements and accelerate design time.

Drive Your Next Design to Completion Today with DesignWare IP® for Automotive SoCs