editor's blog
Subscribe Now

An Open Letter to EE Journal Readers

Dear EE Journal Readers,

I think the issues raised by Jim Turley in his EE Journal article “Consider the Source are incredibly important.  I also wrote an EE Journal article The Death of the Trade Press that discussed similar trends.

Today, some of the industry’s longest-running, most established publications are quietly changing their journalistic ethics behind the scenes.  In addition, a number of industry blogs have sprouted up that appear to be independent, objective information sources – yet they are 100% “pay-for-play” (hired specifically to write favorable content about the companies they cover).  

I posted this as a comment to Jim’s recent article, but I thought it deserved an open letter here on our editors’ blog as well.

Just to be clear – EE Journal will never be “pay-for-play”.

Our editorial will always be the most independent and objective we can make it. Our editorial goal is to serve you, our audience with accurate information, and useful analysis and insight (and the occasional good joke, of course).

Sponsored content on our site will always be clearly marked “Sponsored”.

We appreciate and respect our sponsors and advertisers, of course. But, without our loyal audience, we’d have nothing of value to sell. My commitment to you – our audience – is to continue to provide you with unbiased, useful, and critical editorial.

Those who claim that the “media is changing” and that unbiased journalism is no longer possible – are confusing their own failure to adapt from the economics of print to the economics of online with the type of content they produce. We have been 100% “new media” (no print) since we were founded 10 years ago.

It is most definitely possible to run a profitable trade publication online with traditional journalistic ethics.

Thank you for reading EE Journal!

Kevin Morris
Editor-in-chief EEJournal.com
President, Techfocus Media, Inc.

Leave a Reply

featured blogs
Nov 23, 2022
The current challenge in custom/mixed-signal design is to have a fast and silicon-accurate methodology. In this blog series, we are exploring the Custom IC Design Flow and Methodology stages. This methodology directly addresses the primary challenge of predictability in creat...
Nov 22, 2022
Learn how analog and mixed-signal (AMS) verification technology, which we developed as part of DARPA's POSH and ERI programs, emulates analog designs. The post What's Driving the World's First Analog and Mixed-Signal Emulation Technology? appeared first on From Silicon To So...
Nov 21, 2022
By Hossam Sarhan With the growing complexity of system-on-chip designs and technology scaling, multiple power domains are needed to optimize… ...
Nov 18, 2022
This bodacious beauty is better equipped than my car, with 360-degree collision avoidance sensors, party lights, and a backup camera, to name but a few....

featured video

Unique AMS Emulation Technology

Sponsored by Synopsys

Learn about Synopsys' collaboration with DARPA and other partners to develop a one-of-a-kind, high-performance AMS silicon verification capability. Please watch the video interview or read it online.

Read the interview online:

featured paper

How SHP in plastic packaging addresses 3 key space application design challenges

Sponsored by Texas Instruments

TI’s SHP space-qualification level provides higher thermal efficiency, a smaller footprint and increased bandwidth compared to traditional ceramic packaging. The common package and pinout between the industrial- and space-grade versions enable you to get the newest technologies into your space hardware designs as soon as the commercial-grade device is sampling, because all prototyping work on the commercial product translates directly to a drop-in space-qualified SHP product.

Click to read more

featured chalk talk

56 Gbps PAM4 Performance in FPGA Applications

Sponsored by Mouser Electronics and Samtec

If you are working on an FPGA design, the choice of a connector solution can be a crucial element in your system design. Your FPGA connector solution needs to support the highest of speeds, small form factors, and emerging architectures. In this episode of Chalk Talk, Amelia Dalton joins Matthew Burns to chat about you can get 56 Gbps PAM4 performance in your next FPGA application. We take a closer look at Samtec’s AcceleRate® HD High-Density Arrays, the details of Samtec’s Flyover Technology, and why Samtec’s complete portfolio of high-performance interconnects are a perfect fit for 56 Gbps PAM4 FPGA Applications.

Click here for more information about Samtec AcceleRate® Slim Body Direct Attach Cable Assembly