editor's blog
Subscribe Now

Concurrent Sign-off Analysis

I’m getting a sense that we’re back into the small-company-friendly phase of the EDA company cycle. A number of newcomers (which means they’ve been around working quietly for several years and are now launching) are knocking on doors.

Invarian is one such company, and they’ve launched two analysis platforms: their “InVar Pioneer Power Platform”, with power, IR-drop/EM, and thermal analysis, and their “InVar 3D Frontier Platform” for thermal analysis of 3D ICs.

Their claim to fame is that they’re the only tool that can handle true full-chip sign-off analysis at 28 nm and below, with SPICE accuracy and fast run times (“fast” being a relative term). In particular, for digital designs, they do concurrent analysis of timing, thermal, EM/IR, and power. Yeah, they have a timing engine – and they say it’s really good, too. But trying to displace PrimeTime as the gold standard is a tough call; that’s not their goal. So the timing engine serves the other pieces.

The whole concurrent thing means that, instead of running one analysis to completion and then handing those results to the next engine for different analysis, they run the engines together. As they iterate towards convergence, they update a common database on each cycle, so each engine is using a slightly-more-converged value from the other engines on every new cycle. They say that this speeds overall convergence, taking analysis that used to require several days to run and managing it in a few hours instead, with no loss of accuracy.

Of course, having a new tool also means that you can build in parallelism from the get-go, leveraging multicore and multi-machine computing resources.

For analog sign-off, they can do co-simulation with the usual SPICE suspects. And for 3D analysis for packages with multiple dice, they boast models that are more accurate and realistic than the standard JEDEC models. And they claim greater ease of use, making rules (which are constantly evolving) more manageable in particular.

You can find more in their release.

Leave a Reply

featured blogs
Mar 20, 2023
Learn how to design security into high-bandwidth DDR memory interfaces and protect DRAM devices & data from memory-scraping attacks like Rowhammer & RAMbleed. The post Secure DDR DRAM Against Rowhammer, RAMBleed, and Cold-Boot Attacks appeared first on New Horizons...
Mar 20, 2023
Electronic design has evolved over the years to provide methods for optimizing power, space, and energy needs for the most demanding market applications in areas including hyperscale computing, consumer, 5G communications, automotive, mobile, aerospace, industrial, and health...
Mar 10, 2023
A proven guide to enable project managers to successfully take over ongoing projects and get the work done!...

featured video

First CXL 2.0 IP Interoperability Demo with Compliance Tests

Sponsored by Synopsys

In this video, Sr. R&D Engineer Rehan Iqbal, will guide you through Synopsys CXL IP passing compliance tests and demonstrating our seamless interoperability with Teladyne LeCroy Z516 Exerciser. This first-of-its-kind interoperability demo is a testament to Synopsys' commitment to delivering reliable IP solutions.

Learn more about Synopsys CXL here

featured chalk talk

MOTIX™ Motor Control Solutions
Sponsored by Mouser Electronics and Infineon
Today’s complex automotive designs require a wide range of motor control and system ICs to deliver the features that customers demand. In this episode of Chalk Talk, Michael Williams from Infineon joins me to explore how Infineon’s MOTIX™ motor control solutions can help simplify your next automotive design. We take a closer look at the MOTIX™ Embedded power system on chip for motor control, the benefits that the MOTIX™ Embedded Power IC can bring to your next design, and how you can get started with your next motor control design with Infineon’s MOTIX™ motor control solutions.
May 26, 2022
36,414 views