editor's blog
Subscribe Now

Concurrent Sign-off Analysis

I’m getting a sense that we’re back into the small-company-friendly phase of the EDA company cycle. A number of newcomers (which means they’ve been around working quietly for several years and are now launching) are knocking on doors.

Invarian is one such company, and they’ve launched two analysis platforms: their “InVar Pioneer Power Platform”, with power, IR-drop/EM, and thermal analysis, and their “InVar 3D Frontier Platform” for thermal analysis of 3D ICs.

Their claim to fame is that they’re the only tool that can handle true full-chip sign-off analysis at 28 nm and below, with SPICE accuracy and fast run times (“fast” being a relative term). In particular, for digital designs, they do concurrent analysis of timing, thermal, EM/IR, and power. Yeah, they have a timing engine – and they say it’s really good, too. But trying to displace PrimeTime as the gold standard is a tough call; that’s not their goal. So the timing engine serves the other pieces.

The whole concurrent thing means that, instead of running one analysis to completion and then handing those results to the next engine for different analysis, they run the engines together. As they iterate towards convergence, they update a common database on each cycle, so each engine is using a slightly-more-converged value from the other engines on every new cycle. They say that this speeds overall convergence, taking analysis that used to require several days to run and managing it in a few hours instead, with no loss of accuracy.

Of course, having a new tool also means that you can build in parallelism from the get-go, leveraging multicore and multi-machine computing resources.

For analog sign-off, they can do co-simulation with the usual SPICE suspects. And for 3D analysis for packages with multiple dice, they boast models that are more accurate and realistic than the standard JEDEC models. And they claim greater ease of use, making rules (which are constantly evolving) more manageable in particular.

You can find more in their release.

Leave a Reply

featured blogs
Sep 22, 2021
'μWaveRiders' 是ä¸ç³»åˆ—æ—¨å¨æŽ¢è®¨ Cadence AWR RF 产品的博客,按æˆæ›´æ–°ï¼Œå…¶å†…容涵盖 Cadence AWR Design Environment æ新的核心功能,专题视频ï¼...
Sep 22, 2021
3753 Cruithne is a Q-type, Aten asteroid in orbit around the Sun in 1:1 orbital resonance with the Earth, thereby making it a co-orbital object....
Sep 21, 2021
Learn how our high-performance FPGA prototyping tools enable RTL debug for chip validation teams, eliminating simulation/emulation during hardware debugging. The post High Debug Productivity Is the FPGA Prototyping Game Changer: Part 1 appeared first on From Silicon To Softw...
Aug 5, 2021
Megh Computing's Video Analytics Solution (VAS) portfolio implements a flexible and scalable video analytics pipeline consisting of the following elements: Video Ingestion Video Transformation Object Detection and Inference Video Analytics Visualization   Because Megh's ...

featured video

Silicon Lifecycle Management Paradigm Shift

Sponsored by Synopsys

An end-to-end platform solution, Silicon Lifecycle Management leverages existing, mature, world-class technologies within Synopsys. This exciting new concept will revolutionize the semiconductor industry and how we manage silicon design. For the first time, designers can look inside silicon chip devices from the moment the design is created to the point at which they end their life.

Click here to learn more about Silicon Lifecycle Management

featured paper

Ultra Portable IO On The Go

Sponsored by Maxim Integrated (now part of Analog Devices)

The Go-IO programmable logic controller (PLC) reference design (MAXREFDES212) consists of multiple software configurable IOs in a compact form factor (less than 1 cubic inch) to address the needs of industrial automation, building automation, and industrial robotics. Go-IO provides design engineers with the means to rapidly create and prototype new industrial control systems before they are sourced and constructed.

Click to read more

featured chalk talk

Time Sensitive Networking for Industrial Automation

Sponsored by Mouser Electronics and Intel

In control applications with strict deterministic requirements, such as those found in automotive and industrial domains, Time Sensitive Networking offers a way to send time-critical traffic over a standard Ethernet infrastructure. This enables the convergence of all traffic classes and multiple applications in one network. In this episode of Chalk Talk, Amelia Dalton chats with Josh Levine of Intel and Patrick Loschmidt of TTTech about standards, specifications, and capabilities of time-sensitive networking (TSN).

Click here for more information about Intel Cyclone® V FPGAs