editor's blog
Subscribe Now

Adios Multimedia Frustration

Phones have a ton of work to do – mostly things unrelated to being a phone. And we notice when things bog down and work too slowly, and we don’t say nice things about such phones.

So phone manufacturers put accelerators in the phones to do select compute-intensive things more quickly. In fact, it’s a double-bonus: the chore gets done faster and the main processor can do something else at the same time.

The only trick is to get the system to use such offloads when appropriate. And, at this time, Android has no way of doing that. As far as it’s concerned, everything is supposed to be done by the CPU. So it schedules everything on the CPU, and offloads can lay idle. Which is not good for companies like CEVA that provide the means of offloading things. It’s hard to justify the silicon cost of an offload that won’t be used.

So CEVA has just announced an Android Multimedia Framework (or AMF… no, not that AMF…) to provide some plumbing to allow direct access to low-level DSPs and offloads – in particular, for multimedia processing. By leveraging the OpenMAX API, any OpenMAX invocations essentially get trapped and routed over to hardware that can execute it more efficiently than the CPU can. Those offloads may be on the main SoC or on a separate chip. Of course, for this to work, those offloads have to be implemented on a CEVA DSP.

The structure of the system has the CPU managed by Android and the DSPs managed separately by an RTOS (doesn’t matter which one). OpenMAX calls are sent by a host link driver on the CPU side to a link driver on the RTOS side via mailboxes in shared memory. Multiple calls can be “tunneled” together for more efficient use of the CPU’s time.

Because a standard API is used, rather than a proprietary one, then, whenever a future Android version supports offloading, code written for AMF should still work. Android 5.0 may provide this by the end of the year, which would make AMF a nine-month stopgap. But CEVA points out a few “ifs”: that would be true if the release happens on time and if it includes multimedia offload support and if it supports off-chip offloading and if a given phone can be upgraded to 5.0.

You can get more info in their release.

Leave a Reply

featured blogs
Sep 21, 2023
Wireless communication in workplace wearables protects and boosts the occupational safety and productivity of industrial workers and front-line teams....
Sep 26, 2023
5G coverage from space has the potential to make connectivity to the Internet truly ubiquitous for a broad range of use cases....
Sep 26, 2023
Explore the LPDDR5X specification and learn how to leverage speed and efficiency improvements over LPDDR5 for ADAS, smartphones, AI accelerators, and beyond.The post How LPDDR5X Delivers the Speed Your Designs Need appeared first on Chip Design....
Sep 26, 2023
The eighth edition of the Women in CFD series features Mary Alarcon Herrera , a product engineer for the Cadence Computational Fluid Dynamics (CFD) team. Mary's unwavering passion and dedication toward a career in CFD has been instrumental in her success and has led her ...
Sep 21, 2023
Not knowing all the stuff I don't know didn't come easy. I've had to read a lot of books to get where I am....

Featured Video

Chiplet Architecture Accelerates Delivery of Industry-Leading Intel® FPGA Features and Capabilities

Sponsored by Intel

With each generation, packing millions of transistors onto shrinking dies gets more challenging. But we are continuing to change the game with advanced, targeted FPGAs for your needs. In this video, you’ll discover how Intel®’s chiplet-based approach to FPGAs delivers the latest capabilities faster than ever. Find out how we deliver on the promise of Moore’s law and push the boundaries with future innovations such as pathfinding options for chip-to-chip optical communication, exploring new ways to deliver better AI, and adopting UCIe standards in our next-generation FPGAs.

To learn more about chiplet architecture in Intel FPGA devices visit https://intel.ly/45B65Ij

featured paper

Accelerating Monte Carlo Simulations for Faster Statistical Variation Analysis, Debugging, and Signoff of Circuit Functionality

Sponsored by Cadence Design Systems

Predicting the probability of failed ICs has become difficult with aggressive process scaling and large-volume manufacturing. Learn how key EDA simulator technologies and methodologies enable fast (minimum number of simulations) and accurate high-sigma analysis.

Click to read more

featured chalk talk

Traction Inverter
Sponsored by Infineon
Not only are traction inverters integral parts of an electric drive train and vital to the vehicle motion, but they can also make a big difference when it comes to the energy efficiency and functional safety of electric vehicles. In this episode of Chalk Talk, Amelia Dalton chats with Mathew Anil from Infineon about the variety of roles that traction inverters play battery electric vehicles, how silicon carbide technology in traction inverters can reduce the size of electric car batteries and how traction inverters can also help with cost reduction, functional safety and more.
Nov 9, 2022
37,680 views