editor's blog
Subscribe Now

Directing DSA

DSA – Directed Self Assembly – is 2/3 natural and 1/3 artificial. The “self assembly” part (two of the three words, to make the scoring clear) is a natural phenomenon governing how mutually immiscible materials will resolve their differences in staking out territory.

It’s the “directed” part that makes it a useful tool. We’ve looked before at some basics for controlling how to create lines, for instance. But actual circuit patterns will be more complex, and several SPIE Litho presentations focused on different ways of affecting the outcome of the self-assembly process.

MIT’s Professor Ross, for example, talked about using posts to direct the outcome. To help bias what goes where, they would “functionalize” the posts by “brushing” them with one or the other of the block copolymers, establishing an affinity for one and a “don’t go there” for the other. The big question then becomes, where to place these posts?

Given a set of posts, there are some formidable-sounding techniques for calculating what the impact will be and how the block copolymers will lay out: Self-Consistent Field Theory (or Mean Field Theory) and Dissipative Particle Dynamics, both of which deal with reducing complex fields to particles to simplify the modeling.

But the real question is, if you want a given pattern, how do you go backwards to figure out the positioning and functionalizing of the posts? Apparently, the results aren’t going to be intuitive. For example, if you want to create a T-shaped structure, you need to omit a post from the center. Go figure.

So at this point, it appears there isn’t a deterministic path to calculate where the posts should be; they used a Monte Carlo approach to back into the solution. Which may end up being satisfactory for a while or for small circuits, but for an entire large-scale SoC-scale design, I would assume (and, to be clear, this is conjecture on my part) that some separability would apply such that you could partition the entire thing into smaller solvable regions, but you’d need to be able to deal with the region boundaries to account for their interactions.

The bottom line here is that, as DSA develops into a viable production process, there will be new challenges for EDA folks to help turn circuits into DSA guiding patterns.

If you have the SPIE Litho proceedings, you can find more of the MIT presentation in paper 8680-1.

Leave a Reply

featured blogs
Aug 7, 2020
I love the clickety-clackety sounds of split flap displays, but -- in the case of this kinetic clock -- I'€™m enthralled by its sedately silent revolutions and evolutions....
Aug 7, 2020
HPC. FinTech. Machine Learning. Network Acceleration. These and many other emerging applications are stressing data center networks. Data center architectures evolve to ensure optimal resource utilization and allocation. PECFF (PCIe® Enclosure Compatible Form Factor) was dev...
Aug 7, 2020
[From the last episode: We looked at activation and what they'€™re for.] We'€™ve talked about the structure of machine-learning (ML) models and much of the hardware and math needed to do ML work. But there are some practical considerations that mean we may not directly us...
Aug 7, 2020
This is my second update post where I cover things that I have covered before, and where there is some news, but no enough to make a completely new post. The first update was Weekend Update .... [[ Click on the title to access the full blog on the Cadence Community site. ]]...

featured video

Product Update: High-Performance DesignWare Memory Interface IP

Sponsored by Synopsys

Get the latest update on Synopsys' DesignWare Memory Interface IP for DDR5, LPDDR5, and HBM2/2E and how you can enable your DRAMs with the highest-performance, lowest-power, and lowest-area IP solution.

Click here to learn more about Synopsys' DesignWare Memory Interface IP for DDR5, LPDDR5, and HBM2/2E

Featured Paper

Improving Performance in High-Voltage Systems With Zero-Drift Hall-Effect Current Sensing

Sponsored by Texas Instruments

Learn how major industry trends are driving demands for isolated current sensing, and how new zero-drift Hall-effect current sensors can improve isolation and measurement drift while simplifying the design process.

Click here for more information

Featured Chalk Talk

Microchip PIC-IoT WG Development Board

Sponsored by Mouser Electronics and Microchip

In getting your IoT design to market, you need to consider scalability into manufacturing, ease of use, cloud connectivity, security, and a host of other critical issues. In this episode of Chalk Talk, Amelia Dalton sits down with Jule Ann Baker of Microchip to chat about these issues, and how the Microchip PIC-IoT WG development board can help you overcome them.

Click here for more information about Microchip Technology PIC-IoT WG Development Board (AC164164)