editor's blog
Subscribe Now

Directing DSA

DSA – Directed Self Assembly – is 2/3 natural and 1/3 artificial. The “self assembly” part (two of the three words, to make the scoring clear) is a natural phenomenon governing how mutually immiscible materials will resolve their differences in staking out territory.

It’s the “directed” part that makes it a useful tool. We’ve looked before at some basics for controlling how to create lines, for instance. But actual circuit patterns will be more complex, and several SPIE Litho presentations focused on different ways of affecting the outcome of the self-assembly process.

MIT’s Professor Ross, for example, talked about using posts to direct the outcome. To help bias what goes where, they would “functionalize” the posts by “brushing” them with one or the other of the block copolymers, establishing an affinity for one and a “don’t go there” for the other. The big question then becomes, where to place these posts?

Given a set of posts, there are some formidable-sounding techniques for calculating what the impact will be and how the block copolymers will lay out: Self-Consistent Field Theory (or Mean Field Theory) and Dissipative Particle Dynamics, both of which deal with reducing complex fields to particles to simplify the modeling.

But the real question is, if you want a given pattern, how do you go backwards to figure out the positioning and functionalizing of the posts? Apparently, the results aren’t going to be intuitive. For example, if you want to create a T-shaped structure, you need to omit a post from the center. Go figure.

So at this point, it appears there isn’t a deterministic path to calculate where the posts should be; they used a Monte Carlo approach to back into the solution. Which may end up being satisfactory for a while or for small circuits, but for an entire large-scale SoC-scale design, I would assume (and, to be clear, this is conjecture on my part) that some separability would apply such that you could partition the entire thing into smaller solvable regions, but you’d need to be able to deal with the region boundaries to account for their interactions.

The bottom line here is that, as DSA develops into a viable production process, there will be new challenges for EDA folks to help turn circuits into DSA guiding patterns.

If you have the SPIE Litho proceedings, you can find more of the MIT presentation in paper 8680-1.

Leave a Reply

featured blogs
May 8, 2024
Learn how artificial intelligence of things (AIoT) applications at the edge rely on TSMC's N12e manufacturing processes and specialized semiconductor IP.The post How Synopsys IP and TSMC’s N12e Process are Driving AIoT appeared first on Chip Design....
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

Introducing Altera® Agilex 5 FPGAs and SoCs

Sponsored by Intel

Learn about the Altera Agilex 5 FPGA Family for tomorrow’s edge intelligent applications.

To learn more about Agilex 5 visit: Agilex™ 5 FPGA and SoC FPGA Product Overview

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

AI/ML System Architecture Connectivity Solutions
Sponsored by Mouser Electronics and Samtec
In this episode of Chalk Talk, Amelia Dalton and Matthew Burns from Samtec investigate a variety of crucial design considerations for AI and ML designs, the role that AI chipsets play in the development of these systems, and why the right connectivity solution can make all the difference when it comes to your machine learning or artificial intelligence design.
Oct 23, 2023
26,809 views