editor's blog
Subscribe Now

Continued FinFET Roll

The Synopsys Users’ Group scheduled a panel session on FinFETs at their recent session. This is consistent with pretty much every EDA company providing FinFET content for their users; they’re the latest hot topic, and represent a non-trivial change.

But the popularity of the topic was driven home rather starkly. They used the auditorium at the Santa Clara Convention Center, and even so, it was standing-room only, and many, many people had to be turned away when there wasn’t more room for standing. So interest was obviously quite keen. Which reflect the fact that FinFETs are in transition: once the far-out concept for some future technology node, this stuff is becoming real for lots of real engineers.

And, for the most part, the panel said the usual things you might expect about why FinFETs are necessary or good and what’s different about using them. The Synopsys speaker talked about the tools, of course, but it was still too early to see the results of the lead lots they had put through.

And it was refreshing to have Cavium on the panel as a user, with the candor to discuss what they felt was the biggest drawback about FinFETs: parasitic capacitances. As in, there are too many of them. So they were having trouble keeping dynamic power down. They requested EDA help both in optimizing dynamic power consumption and with EM analysis.

Not that they thought that FinFETs were a bad idea in general; they agreed with the litany of benefits that is typically trotted out. But their willingness to say, “They’re good but…” helped give a real-world feel to the kind of panel that can too often be simply an echo chamber for laudatory talking points.

Leave a Reply

featured blogs
Jan 21, 2022
Here are a few teasers for what you'll find in this week's round-up of CFD news and notes. How AI can be trained to identify more objects than are in its learning dataset. Will GPUs really... [[ Click on the title to access the full blog on the Cadence Community si...
Jan 20, 2022
High performance computing continues to expand & evolve; our team shares their 2022 HPC predictions including new HPC applications and processor architectures. The post The Future of High-Performance Computing (HPC): Key Predictions for 2022 appeared first on From Silico...
Jan 20, 2022
As Josh Wardle famously said about his creation: "It's not trying to do anything shady with your data or your eyeballs ... It's just a game that's fun.'...

featured video

Synopsys & Samtec: Successful 112G PAM-4 System Interoperability

Sponsored by Synopsys

This Supercomputing Conference demo shows a seamless interoperability between Synopsys' DesignWare 112G Ethernet PHY IP and Samtec's NovaRay IO and cable assembly. The demo shows excellent performance, BER at 1e-08 and total insertion loss of 37dB. Synopsys and Samtec are enabling the industry with a complete 112G PAM-4 system, which is essential for high-performance computing.

Click here for more information about DesignWare Ethernet IP Solutions

featured paper

USB-C and USB Power Delivery Solutions

Sponsored by Analog Devices

Every electronic market is rapidly adopting the latest USB Type-C® and USB Power Delivery (USB-PD) specifications. The new USB Type-C cable and connector specifications dramatically simplify the way we interconnect and power electronic gadgets. With the proliferation of battery-operated devices for consumer, medical, automotive, and industrial applications, USB-C is increasingly becoming the preferred universal standard for charging and powering devices.

Click here to read more

featured chalk talk

Silicon Lifecycle Management (SLM)

Sponsored by Synopsys

Wouldn’t it be great if we could keep on analyzing our IC designs once they are in the field? After all, simulation and lab measurements can never tell the whole story of how devices will behave in real-world use. In this episode of Chalk Talk, Amelia Dalton chats with Randy Fish of Synopsys about gaining better insight into IC designs through the use of embedded monitors and sensors, and how we can enable a range of new optimizations throughout the lifecycle of our designs.

Click here for more information about Silicon Lifecycle Management Platform