editor's blog
Subscribe Now

20 to 14: Less Bad Than You Thought?

Conventional wisdom should suggest the following points:

  • Each new process node affects all layers
  • Moving to FinFETs will be a big change for designers

Turns out, according to EDA folks (Mentor and Cadence, to be specific), neither of those is true.

The backend of 16/14 (hereinafter referred to as 14 because I’m lazy) – the upper metal layers and such – will be the same as 20 nm. In fact, in this view, the easiest way to describe the 14-nm node is as a 20-nm process with FinFETs instead of planar transistors. At least as implemented by the folks doing FinFETs (which is all the obvious big foundry guys).

If the second bullet point is true, then this means a lot of work for designers when moving from 20 to 14. But the move to FinFET should be moderately transparent – for digital designers. That’s because the transistor itself is abstracted under many layers of design tool. Obviously the EDA tools themselves needed a ton of work – parasitic extraction in particular has become much more complex due to the complicated shapes, resulting in a gnarly model.

But the digital designer is largely protected from all that (at the expense of the cell builders). In fact, the 28à20-nm transition may have been the hard one, since that’s where double-patterning and local interconnect were introduced. Those have had more impact on designers (and, of course, on the tools).

As usual, things aren’t quite as simple for the analog guys. But the biggest change they face in how they work is the quantization that FinFETs introduce: gate “width” amounts to a number of FinFETs, and you can’t have a fractional FinFET. (OK, maybe you can end up with some, but they would be considered a yield problem.)

Leave a Reply

featured blogs
May 24, 2019
It's Memorial Day in the US on Monday, and Cadence is off. So today is the day before a holiday. By tradition, I write about...whatever I feel like. So let's go with figures of speech. Even... [[ Click on the title to access the full blog on the Cadence Community s...
May 23, 2019
The Role Of EDA In AI Achieving Effective Verification and Validation of Vehicle E/E Systems – Part 4 Signal Integrity and high-speed design challenges: interview with Mentor’s Todd Westerhoff Designing For The Edge Benefits of a Digitalization Strategy for Electr...
May 23, 2019
Everybody loves webcasts, right? While some may view webcasts as these kids in Ferris Bueller’s class, others love the on-demand technical education available via this popular medium. In an attempt to appeal to the second group, Samtec is pleased to announce a new Chalk...
Jan 25, 2019
Let'€™s face it: We'€™re addicted to SRAM. It'€™s big, it'€™s power-hungry, but it'€™s fast. And no matter how much we complain about it, we still use it. Because we don'€™t have anything better in the mainstream yet. We'€™ve looked at attempts to improve conven...