editor's blog
Subscribe Now

20 to 14: Less Bad Than You Thought?

Conventional wisdom should suggest the following points:

  • Each new process node affects all layers
  • Moving to FinFETs will be a big change for designers

Turns out, according to EDA folks (Mentor and Cadence, to be specific), neither of those is true.

The backend of 16/14 (hereinafter referred to as 14 because I’m lazy) – the upper metal layers and such – will be the same as 20 nm. In fact, in this view, the easiest way to describe the 14-nm node is as a 20-nm process with FinFETs instead of planar transistors. At least as implemented by the folks doing FinFETs (which is all the obvious big foundry guys).

If the second bullet point is true, then this means a lot of work for designers when moving from 20 to 14. But the move to FinFET should be moderately transparent – for digital designers. That’s because the transistor itself is abstracted under many layers of design tool. Obviously the EDA tools themselves needed a ton of work – parasitic extraction in particular has become much more complex due to the complicated shapes, resulting in a gnarly model.

But the digital designer is largely protected from all that (at the expense of the cell builders). In fact, the 28à20-nm transition may have been the hard one, since that’s where double-patterning and local interconnect were introduced. Those have had more impact on designers (and, of course, on the tools).

As usual, things aren’t quite as simple for the analog guys. But the biggest change they face in how they work is the quantization that FinFETs introduce: gate “width” amounts to a number of FinFETs, and you can’t have a fractional FinFET. (OK, maybe you can end up with some, but they would be considered a yield problem.)

Leave a Reply

featured blogs
Jun 6, 2023
Learn about our PVT Monitor IP, a key component of our SLM chip monitoring solutions, which successfully taped out on TSMC's N5 and N3E processes. The post Synopsys Tapes Out SLM PVT Monitor IP on TSMC N5 and N3E Processes appeared first on New Horizons for Chip Design....
Jun 6, 2023
At this year's DesignCon, Meta held a session on '˜PowerTree-Based PDN Analysis, Correlation, and Signoff for MR/AR Systems.' Presented by Kundan Chand and Grace Yu from Meta, they talked about power integrity (PI) analysis using Sigrity Aurora and Power Integrity tools such...
Jun 2, 2023
I just heard something that really gave me pause for thought -- the fact that everyone experiences two forms of death (given a choice, I'd rather not experience even one)....

featured video

Shift-left with Power Emulation Using Real Workloads

Sponsored by Synopsys

Increasing software content and larger chips are demanding pre-silicon power for real-life workloads. Synopsys profile, analyze, and signoff emulation power steps to identify and analyze interesting stimulus from seconds of silicon runtime are discussed.

Learn more about Synopsys’ Energy-Efficient SoCs Solutions

featured paper

EC Solver Tech Brief

Sponsored by Cadence Design Systems

The Cadence® Celsius™ EC Solver supports electronics system designers in managing the most challenging thermal/electronic cooling problems quickly and accurately. By utilizing a powerful computational engine and meshing technology, designers can model and analyze the fluid flow and heat transfer of even the most complex electronic system and ensure the electronic cooling system is reliable.

Click to read more

featured chalk talk

Introduction to Bare Metal AVR Programming
Sponsored by Mouser Electronics and Microchip
Bare metal AVR programming is a great way to write code that is compact, efficient, and easy to maintain. In this episode of Chalk Talk, Ross Satchell from Microchip and I dig into the details of bare metal AVR programming. They take a closer look at the steps involved in this kind of programming, how bare metal compares with other embedded programming options and how you can get started using bare metal AVR programming in your next design.
Jan 25, 2023
17,612 views